WO2003038620A3 - Procede de memorisation de donnees avec correction d'erreur - Google Patents
Procede de memorisation de donnees avec correction d'erreur Download PDFInfo
- Publication number
- WO2003038620A3 WO2003038620A3 PCT/FR2002/003758 FR0203758W WO03038620A3 WO 2003038620 A3 WO2003038620 A3 WO 2003038620A3 FR 0203758 W FR0203758 W FR 0203758W WO 03038620 A3 WO03038620 A3 WO 03038620A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- words
- data storage
- storage method
- group
- correction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
- G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02793205A EP1573541A2 (fr) | 2001-11-02 | 2002-10-31 | Procede de memorisation de donnees avec correction d'erreur |
US10/494,080 US7124348B2 (en) | 2001-11-02 | 2002-10-31 | Data storage method with error correction |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR01/14231 | 2001-11-02 | ||
FR0114231A FR2831970A1 (fr) | 2001-11-02 | 2001-11-02 | Procede de memorisation de donnees avec correction d'erreur |
FR02/08626 | 2002-07-09 | ||
FR0208626A FR2831971A1 (fr) | 2001-11-02 | 2002-07-09 | Procede de memorisation de donnees avec correction d'erreur |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003038620A2 WO2003038620A2 (fr) | 2003-05-08 |
WO2003038620A3 true WO2003038620A3 (fr) | 2006-08-10 |
Family
ID=26213242
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FR2002/003758 WO2003038620A2 (fr) | 2001-11-02 | 2002-10-31 | Procede de memorisation de donnees avec correction d'erreur |
Country Status (4)
Country | Link |
---|---|
US (1) | US7124348B2 (fr) |
EP (1) | EP1573541A2 (fr) |
FR (1) | FR2831971A1 (fr) |
WO (1) | WO2003038620A2 (fr) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006190425A (ja) * | 2005-01-07 | 2006-07-20 | Nec Electronics Corp | 半導体記憶装置 |
DE602006020010D1 (de) * | 2005-12-19 | 2011-03-24 | St Microelectronics Sa | Schutz der Ausführung eines DES-Algorithmus |
US8196011B2 (en) * | 2006-02-15 | 2012-06-05 | Hitachi Ulsi Systems Co., Ltd. | Error detection and correction circuit and semiconductor memory |
US7724593B2 (en) * | 2006-07-07 | 2010-05-25 | Rao G R Mohan | Memories with front end precharge |
US8291379B2 (en) * | 2006-12-13 | 2012-10-16 | International Business Machines Corporation | Runtime analysis of a computer program to identify improper memory accesses that cause further problems |
US20080168331A1 (en) * | 2007-01-05 | 2008-07-10 | Thomas Vogelsang | Memory including error correction code circuit |
US8271648B2 (en) * | 2007-04-03 | 2012-09-18 | Cinedigm Digital Cinema Corp. | Method and apparatus for media duplication |
CN101473383B (zh) * | 2007-04-26 | 2014-03-12 | 艾格瑞系统有限公司 | 具有错误校正能力和高效率的部分字写操作的存储器设备 |
US7995409B2 (en) * | 2007-10-16 | 2011-08-09 | S. Aqua Semiconductor, Llc | Memory with independent access and precharge |
US8095853B2 (en) * | 2007-10-19 | 2012-01-10 | S. Aqua Semiconductor Llc | Digital memory with fine grain write operation |
US9164834B2 (en) * | 2013-05-06 | 2015-10-20 | Samsung Electronics Co., Ltd. | Semiconductor memory devices, memory systems including the same and method of writing data in the same |
US9569308B1 (en) | 2013-07-15 | 2017-02-14 | Rambus Inc. | Reduced-overhead error detection and correction |
US9985655B2 (en) * | 2015-09-01 | 2018-05-29 | International Business Machines Corporation | Generating ECC values for byte-write capable registers |
US9766975B2 (en) | 2015-09-01 | 2017-09-19 | International Business Machines Corporation | Partial ECC handling for a byte-write capable register |
US10176038B2 (en) | 2015-09-01 | 2019-01-08 | International Business Machines Corporation | Partial ECC mechanism for a byte-write capable register |
US10198315B2 (en) * | 2016-02-29 | 2019-02-05 | Sandisk Technologies Llc | Non-volatile memory with corruption recovery |
US20170286216A1 (en) * | 2016-04-01 | 2017-10-05 | Intel Corporation | Energy efficient read/write support for a protected memory |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3573728A (en) * | 1969-01-09 | 1971-04-06 | Ibm | Memory with error correction for partial store operation |
US3814921A (en) * | 1972-11-15 | 1974-06-04 | Honeywell Inf Systems | Apparatus and method for a memory partial-write of error correcting encoded data |
EP0491073A1 (fr) * | 1990-12-18 | 1992-06-24 | Siemens Nixdorf Informationssysteme Aktiengesellschaft | Méthode et procédé de protection de données dans des unités de mémoire |
WO2001014971A1 (fr) * | 1999-08-04 | 2001-03-01 | Sun Microsystems, Inc. | Systeme et procede de detection d'erreurs type double bit et de correction de telles erreurs imputables a des defaillances de composants |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4277844A (en) * | 1979-07-26 | 1981-07-07 | Storage Technology Corporation | Method of detecting and correcting errors in digital data storage systems |
US5357529A (en) * | 1992-04-24 | 1994-10-18 | Digital Equipment Corporation | Error detecting and correcting apparatus and method with transparent test mode |
US5841795A (en) * | 1996-02-12 | 1998-11-24 | Compaq Computer Corporation | Error correction codes |
-
2002
- 2002-07-09 FR FR0208626A patent/FR2831971A1/fr active Pending
- 2002-10-31 EP EP02793205A patent/EP1573541A2/fr not_active Withdrawn
- 2002-10-31 US US10/494,080 patent/US7124348B2/en not_active Expired - Lifetime
- 2002-10-31 WO PCT/FR2002/003758 patent/WO2003038620A2/fr not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3573728A (en) * | 1969-01-09 | 1971-04-06 | Ibm | Memory with error correction for partial store operation |
US3814921A (en) * | 1972-11-15 | 1974-06-04 | Honeywell Inf Systems | Apparatus and method for a memory partial-write of error correcting encoded data |
EP0491073A1 (fr) * | 1990-12-18 | 1992-06-24 | Siemens Nixdorf Informationssysteme Aktiengesellschaft | Méthode et procédé de protection de données dans des unités de mémoire |
WO2001014971A1 (fr) * | 1999-08-04 | 2001-03-01 | Sun Microsystems, Inc. | Systeme et procede de detection d'erreurs type double bit et de correction de telles erreurs imputables a des defaillances de composants |
Also Published As
Publication number | Publication date |
---|---|
US7124348B2 (en) | 2006-10-17 |
FR2831971A3 (fr) | 2003-05-09 |
WO2003038620A2 (fr) | 2003-05-08 |
EP1573541A2 (fr) | 2005-09-14 |
FR2831971A1 (fr) | 2003-05-09 |
US20050028061A1 (en) | 2005-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003038620A3 (fr) | Procede de memorisation de donnees avec correction d'erreur | |
WO2006078418A3 (fr) | Protection contre les erreurs de groupes de mots de donnees | |
WO2007036834A3 (fr) | Circuit de detection/correction d'erreurs et procede associe | |
WO2002001561A3 (fr) | Procede et appareil de codage permettant de realiser une protection inegale dans les canaux d'enregistrement magnetique a codes de correction d'erreurs concatenes | |
US20090255992A1 (en) | System for Synthesizing a Two Dimensional Code and a Logo and the Method Thereof | |
WO2008005781A3 (fr) | Amélioration de la fiabilité, de la disponibilité et de la facilité de maintenance dans un dispositif à mémoire | |
WO2004112048A3 (fr) | Procede et appareil de detection et de correction d'erreur dans une memoire magnetoresistive a acces aleatoire | |
WO2006057793A3 (fr) | Generation de code correcteur d'erreurs predictif facilitant l'ecriture d'octets binaire a haute vitesse dans une memoire a semi-conducteurs | |
WO2006090155A3 (fr) | Procede et appareil d'authentification de factures | |
TW200501167A (en) | Systems and methods for providing error correction code testing functionality | |
EP1506552B8 (fr) | Augmentation de l'efficacite de codes de correction d'erreurs et exploitation de systemes de memoire multiniveaux par utilisation d'informations sur la qualite des donnees stockees | |
WO2006052321A3 (fr) | Systeme et procede pour la lecture de memoire d'ordinateur non volatile | |
IL184018A0 (en) | Method for copying data within a reprogrammable non-volatile memory | |
EP1571664A3 (fr) | Structure d'une zone de liaison formée sur un support d'enregistrement non inscriptible à haute densité et son procédé de fabrication/reproduction et un appareil en comportant | |
YU49283B (sh) | Kodiranje informacije koja se sastoji od više reči preklapanjem reči | |
EP1089437A3 (fr) | Code et méthode de codage de données | |
WO2004003750A3 (fr) | Code de detection/correction d'erreurs permettant de detecter et de corriger une panne de composant, et de fournir une correction d'erreur de bits unique, suite a une panne de composant | |
WO2004027616B1 (fr) | Procede et appareil de codage de donnees | |
WO2002071309A3 (fr) | Appareil et procede permettant de decoder des codes optiques endommages | |
WO2005020001A3 (fr) | Systemes et procedes d'assistance informatique automatisee | |
JP2006134310A (ja) | データ信頼性を向上させることができるメモリ管理方法 | |
WO2007025816A3 (fr) | Systeme de memoire et son mode de fonctionnement | |
WO2006059772A3 (fr) | Systeme de memoire, unite de commande de systeme de memoire et procede de traitement de donnees dans un appareil hote | |
WO2004019342A3 (fr) | Systeme et procede de retablissement apres erreurs de memoire induites par un rayonnement | |
WO2003042828A3 (fr) | Procede et appareil pour corriger les erreurs binaires rencontrees lors des consultations dans l'antememoire sans blocage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002793205 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10494080 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2002793205 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |