+

WO2008036053A1 - Procédé pour contrôler automatiquement l'amplitude de signaux d'entrée - Google Patents

Procédé pour contrôler automatiquement l'amplitude de signaux d'entrée Download PDF

Info

Publication number
WO2008036053A1
WO2008036053A1 PCT/SI2007/000016 SI2007000016W WO2008036053A1 WO 2008036053 A1 WO2008036053 A1 WO 2008036053A1 SI 2007000016 W SI2007000016 W SI 2007000016W WO 2008036053 A1 WO2008036053 A1 WO 2008036053A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
matched
signals
amplitude
input signals
Prior art date
Application number
PCT/SI2007/000016
Other languages
English (en)
Inventor
Anton Pletersek
Andrej Vodopivec
Original Assignee
Anton Pletersek
Andrej Vodopivec
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anton Pletersek, Andrej Vodopivec filed Critical Anton Pletersek
Priority to EP07716177A priority Critical patent/EP2064524A1/fr
Publication of WO2008036053A1 publication Critical patent/WO2008036053A1/fr

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
    • G01D5/12—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
    • G01D5/244—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means influencing characteristics of pulses or pulse trains; generating pulses or pulse trains
    • G01D5/24471—Error correction
    • G01D5/2448—Correction of gain, threshold, offset or phase control
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D18/00—Testing or calibrating apparatus or arrangements provided for in groups G01D1/00 - G01D15/00
    • G01D18/001—Calibrating encoders
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
    • G01D5/12—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
    • G01D5/244—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means influencing characteristics of pulses or pulse trains; generating pulses or pulse trains
    • G01D5/24471—Error correction
    • G01D5/2449—Error correction using hard-stored calibration data

Definitions

  • the invention relates to a method for automatically controlling the amplitude of input signals, which are e.g. output signals of encoders in a position measuring device, and which all have the same functional time dependence with properties of being periodic and symmetric with regard to the middle of their half-periods and are out-of-phase with regard to each other, the amplitudes of the input signals being selectively matched to each other.
  • input signals which are e.g. output signals of encoders in a position measuring device, and which all have the same functional time dependence with properties of being periodic and symmetric with regard to the middle of their half-periods and are out-of-phase with regard to each other, the amplitudes of the input signals being selectively matched to each other.
  • Circuits are known, in which the amplitudes of input signals are automatically controlled by controlling a mean value of the amplitudes of the input signals.
  • the input signals are supposed to be adjusted to each other with regard to amplitude and phase, channels pertaining to said input signals, however, with regard to offset.
  • An automatic gain control (AGC) is performed, for example, in that a signal source is regulated by means of a control signal regardless of the frequency of the input signals. Therefore the amplitudes of the input signals do not match to each other in a selective way. Namely, an automatic selective gain matching during the operation namely has not yet been known.
  • the amplitude and the phase of the input signals are calibrated only by a presetting.
  • Adequate amplitudes are also achieved in a circuit as disclosed in the patent application US 2003/00091126 by means of a common amplification (AGC) and not in a selective way.
  • AGC common amplification
  • the invention solves the technical problem how to improve a method of said kind for automatically controlling the amplitude of input signals so that the amplitude of each input signal will be calibrated selectively, namely taking into account an upper and a lower limit of an allowable frequency range and also with regard to the highest allowable level of a gain, to the allowable highest amplitude level of matched signals and to excitation characteristics of the generators of the input signals.
  • the method of the invention for automatically controlling the amplitude of input signals initiates an automatic selective amplification of individual input signals, simultaneously taking into account the limits of the frequency range of the input signals as set by the circuit carrying out the method of the invention are. For this reason, the system dynamics is only slightly influenced by the proposed method.
  • the method may be carried out in a way that no special clock signal to carry out this method is needed; in this way also disturbances are avoided, which in the mentioned application (performing an interpolation) would affect the evaluation of the result of the measurement, which result is reproduced by the signals matched to each other in amplitude.
  • Fig. 2 a graph illustrating the time dependence of two output signals, which are matched to each other in amplitude, and of several signals, which are generated after the circuit represented in Fig. 1 has been switched on
  • Fig. 3 a circuit for measuring the duration of a time interval between contiguous passings of two matched signals through a signal ground and for ascertaining that the frequency of the input signals is within an allowed frequency range
  • Fig. 4 a circuit for checking the action sequence of the signals, the circuits in Figs. 3 and 4 being component parts of the circuit in Fig. 1.
  • the method of the invention for automatically controlling the amplitude of input signals which is provided for two or several input signals, automatically carries out a gradual matching of their amplitudes to each other or an equalizing of their amplitudes.
  • the explanation below refers to two input signals si and s2. The method is carried out digitally.
  • the functional time dependence of said input signals si, s2 in the described variant embodiment is sinus-shaped and such is also the functional time dependence of output matched signals slm, s2m (Fig. 2).
  • the input signals si and s2 are out-of-phase with regard to each other for an arbitrary- phase angle.
  • the input signals si and s2 are amplified selectively according to the result of a previous comparison of the amplitude of the output first matched signal slm and the amplitude of the output second matched signal s2m, which were step-by-step formed from the input signals si, s2 by means of said selective amplifying.
  • the selective amplifying thus gradually matches the output matched signals slm, s2m to each other in amplitude.
  • the two passings of the matched signals slm, s2m through the signal ground gnd must be such that both matched signals slm, s2m have the same polarity in the intermediate time interval between said passings.
  • the frequency of the input signals si, s2 must lie below a prescribed upper frequency limit Rh and above a prescribed lower frequency limit Rl, thus it must be within a frequency range allowed for the circuit carrying out the method of the invention.
  • the adequacy of the frequency of the input signals is checked on the basis of the duration T of said time interval.
  • the first matched signal slm is sampled at the moment the second matched signal s2m passes through the signal ground gnd and the second matched signal s2m is sampled the moment the first matched signal slm passes through the signal ground gnd.
  • the amplitude of the matched signals slm and s2m is measured by means of sampling it is actually important, to which degree a sample value svl remains stable in spite of leakage currents in sampling circuits or to which degree it is reduced (drop-rate) after the time interval of the duration T when also the second matched signal s2m is sampled. For this reason the lower frequency limit Rl of the frequency range for the input signals si and s2 is set. But on the other hand time (settling time) is required to attain the output value of the sampling circuit, whereas, the amplitude of the fast varying signal at a specified time moment is to be measured. For this reason the upper frequency limit Rh of the frequency range for the input signals si and s2 is set. Hence, the method of the invention is allowed to be carried out at a high enough frequency of the input signals si and s2, yet not at to a high one.
  • the values svl and sv2 obtained by sampling the respective matched signals slm and s2m in the same said time interval are compared to each other.
  • the sample values svl and sv2 should be equal because of the symmetry of the functional time dependence of the signal amplitude with regard to the middle of their half-periods after the output matched signals slm, s2m have been matched to each other up to the resolution of the system.
  • a control signal sgcs for a selective determination of the amount of amplification (gain) applied to the input signals si, s2 is generated with regard to the result of comparing the sample values svl, sv2 as well as with regard to instantaneous values of gains gl, g2 applied to the input signals si and s2, respectively, and to a highest allowable level L of the gains gl, g2.
  • the gain values gl and g2 are really information on the amplification as set at that moment of time for the respective first and second input signals.
  • the equalization or the matching of the signal amplitudes to each other is carried out in a way that the gain applied to either input signal si, s2 is step-by-step gradually increased or decreased from one period of the input signals to another.
  • the amplitude of the matched signal slm, s2m, which resulted from the input signal si, s2 approximates to the amplitude of the other one of the matched signals slm, s2m.
  • a control signal sc can be generated, by means of which control signal an increase or decrease of the amplitude of the input signals si, s2 is caused, or a first warning signal sth or a second warning signal stl is generated, which warns that the signals in the circuit for carrying out the proposed method have exceeded the upper or the lower amplitude limit.
  • the mutual phase shift of the input signals si and s2 must be constant or it is allowed to vary only slowly.
  • FIG. 1 An embodiment of the circuit AGCC for carrying out the method of the invention for automatically controlling the amplitude of two input signals si, s2 is represented in Fig. 1.
  • the input signals si and s2, which have to be matched to each other in amplitude, are conducted to the input of respective amplifiers Al and A2.
  • the matched signals slm and s2m are output signals of the circuit AGCC and they are the output of the amplifiers Al and A2, which are controlled by the respective first gain control signal gel and the second gain control signal gc2.
  • the time dependence of the matched signals slm, s2m and of several signals generated in the circuit AGCC (Fig. 1) is represented in Fig. 2 .
  • the first matched signal slm becomes equal to the signal ground gnd at the time moments tl , t2, t3 for the first, second and third time, respectively.
  • the active low logical state of a time measuring signal tms appears.
  • the matched signals slm and s2m are conducted to respective comparators CgI and
  • the signals zcl and zc2 change their logical state the moments the matched signals slm and s2m pass the signal ground gnd.
  • the signals zcl and zc2 are conducted to a time-interval measuring circuit IMC, whereto also the upper limit Rh and the lower limit Rl of the allowed frequency range for the input signals si and s2 are conducted from a register REG.
  • a signal ame which in the high logical state enables the sampling of the amplitude of the matched signals slm, s2m, is generated in a time-interval measuring circuit IMC. Therefore, it is actually in the time-interval measuring circuit IMC, where it is checked whether it is at all possible to carry out an automatic matching of the signal amplitudes to each other.
  • the construction and the operation of the time-interval measuring circuit IMC (Fig. 3) will be explained below.
  • the signal ame is conducted back to said comparators CgI and Cg2 and to a circuit SEQ for checking the sequence of the input signal ame and control signals cl and c2 controlling the sampling of the matched signals slm, s2m in respective sample-and-hold circuits SHl and SH2.
  • Said control signal c2 controlling the sample-and-hold circuit SH2 is generated in the comparator CgI at the next passing of the matched signal slm through the signal ground gnd not until and only when the signal ame at the input of the comparator CgI is already in the high logical state.
  • a similar process takes place in the case of the control signal cl.
  • the sample values svl and sv2 obtained by sampling the respective matched signals slm and s2m in the same time interval are conducted to a sample values comparator Csv.
  • a signal ce enabling the comparison is generated in the circuit SEQ and is conducted to the comparator Csv.
  • a signal cc generated in the comparator Csv after the comparison has been carried out is conducted back to the circuit SEQ.
  • a signal Ib2 or 2b 1 is output from the comparator Csv, which depends on which matched signal slm and s2m has a lower sample value of the amplitude in the instantaneous period, and it is conducted to a controlled level controller CLC and to a selective gain controller SGC.
  • the sample values svl and sv2 obtained by sampling the respective matched signals slm and s2m, the signals gl and g2 representing the instantaneous gain of the respective amplifiers Al and A2 as well as the value L of the highest allowable gain level are also conducted to the controlled level controller CLC.
  • the control signal sgcs for the selective determination of the gain is generated in the controlled level controller CLC and is conducted to the selective gain controller SGC.
  • gain control signals gel and gc2 are generated taking into account the value
  • the sensor control signal sc is generated in the controlled level controller CLC, which sensor control signal sc generates a correcting signal Co in the selective gain controller SGC taking into account information M from the register REG on excitation properties of the sensors generating input signals si, s2 5 said sensors being influenced by the correcting signal Co.
  • the first warning signal sth or the second warning signal stl are generated in the controlled level controller CLC.
  • the warning signals sth and stl indicate that the signals in the circuit AGCC for carrying out the proposed method have exceeded the respective upper and the lower amplitude limit.
  • the proposed method there is automatically measured the duration T of the time interval between the appropriate passings of the one and the other matched signal slm, s2m through the signal ground gnd and it is automatically examined whether the input signals si, s2 are suited for carrying out the proposed method with regard to their frequency, 2) it is automatically examined whether a couple of the neighbouring passings through the signal ground gnd is appropriate in the sense that both matched signals slm, s2m must have the same polarity in the time interval between said passings, and in the represented possible circuit AGCC for carrying out the method of the invention 3) it is automatically checked whether the operations under 1) and 2), the sampling of the first and second matched signals slm, s2m and the comparison of the sample values svl, sv2 are carried out in the correct sequence one after another.
  • the operations under 1) and 2) are carried out in the time-interval measuring circuit IMC, which comprises a direction control unit DCU and a unit TMFCU for measuring time and controlling frequency (Fig. 3).
  • the direction control unit DCU consists of flip-flops F 1 , F2, invertors 11 , 12 and NOR gates.
  • F 1 , F2 flip-flops
  • invertors 11 , 12 invertors 11 , 12
  • NOR gates NOR gates.
  • the high logical state of the signal zc2 is input into the flip-flop Fl by means of the upward slope of the signal zcl.- Since there is the high logical state at the output Q of the flip- flop Fl, the time measuring signal tms at the output of the NOR gate changes to the low logical state.
  • the flip-flop Fl When thereafter the signal zc2 changes to the low logical state, the flip-flop Fl is reset and its output Q changes to the low logical state and the time measuring signal tms is deactivated by changing to the high logical state.
  • no new state is input at the input D of the flip-flop F2 since the flip-flop F2 is being reset because of the high logical state of the signal zc2 and with the low logical state of the signal zcl all the time the low logical state is at the output Q of the flip-flop F2.
  • the roles of the flip-flops Fl and F2 are interchanged if the first input signal si runs in front of the second input signal s2.
  • the unit TMFCU for measuring the duration T of said time interval and controlling the frequency of the input signals si, s2 comprises a capacitor C, which is charged through a resistor R and a controlled switch Sl and discharged through a controlled switch S2.
  • the switch Sl is controlled by the inverted time measuring signal tms and the switch S2 is controlled by the time measuring signal tms. Therefore the highest voltage on the capacitor C is a measure for the duration T of said time interval.
  • the upper terminal of the capacitor C is connected to the input of a window comparator WC, the window of which comparator is determined by the upper limit Rh and the lower limit Rl of the allowed frequency range for the circuit AGCC.
  • the output of the window comparator WC is connected to a cascade of flip-flops F3, F4, F5.
  • the outputs of the last two flip-flops F4 and F5 are through AND gates connected to the output of the time-interval measuring circuit IMC.
  • the time measuring signal tmc indicates when a requirement for measuring or sampling is met.
  • the mentioned signal ame is generated from said signal tmc through signals tme, tme', tme", which allow said measuring.
  • the signal ame in the next period of the input signals enables the generation of the control signals cl, c2 for the first sample-and- hold circuit SHl and the second sample-and-hold circuit SH2, respectively.
  • the measurement of the amplitudes of the matched signals slm and s2m, i.e. values svl and sv2, is carried out (Fig. 2).
  • the operation under 3) is carried out in the circuit SEQ for checking the sequence of the operations of the control signals cl, c2 controlling the sample-and-hold circuits SHl and SH2, respectively, of the signal ce enabling the comparison of the sample values svl, sv2 in the comparator Csv and of the signal cc, by means of which signal the comparator Csv communicates that said comparison has been carried out (Fig. 4).
  • the circuit SEQ holds up said comparison in the comparator Csv till both samplings have been made.
  • the signal ame is in the high logical state and this state is input into the flip-flop F7 by means of the downward slope of the control signal c2 after the sampling of the second matched signal s2m has been carried out and it is input also into the flip-flop F6 by means of the downward slope front of the control signal cl after the sampling of the first matched signal slm has been carried out.
  • the high logical state is at both inputs of NAND gates and at the output of the NAND gates the signal ce is in the active low logical state.
  • the circuit SEQ is reset by the signal cc, which is generated in the comparator Csv and confirms that the comparison has been carried out.
  • the circuit SEQ is now prepared for the next period.
  • the circuit SEQ prevents all unnecessary activities in the circuit AGCC 5 contributing thereby to a very slight influence of the method proposed by the invention on the dynamics of the system.
  • the described circuit AGCC is made in a way that it does not need its own clock signal. Thus no interferences due to an integrated oscillator appear in the circuit AGCC.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

La présente invention concerne des signaux d'entrée ayant la même dépendance temporelle fonctionnelle, par exemple une relation sinusoïdale, et étant déphasés les uns par rapport aux autres. Ces signaux sont amplifiés de façon sélective selon le résultat d'une comparaison antérieure des amplitudes d'un premier et d'un second signal associé (S1m, S2m), qui ont été formés à partir des signaux d'entrée (s1, s2) à l'aide de ladite amplification sélective, qui apparie étape par étape les signaux de sortie les uns aux autres en amplitude. On mesure la durée (T) d'un intervalle de temps entre de tels passages des signaux associés par une terre de signalisation (gnd) où les signaux associés ont la même polarité dans ledit intervalle de temps. Il est établi sur la base de la durée du temps (T) que la fréquence des signaux d'entrée se situe dans les limites de fréquence préétablies. Le premier signal associé est échantillonné au moment où le second signal associé a traversé la terre de signalisation et le second l'est au moment où le premier signal a traversé la terre de signalisation. Les valeurs obtenues par échantillonnage sont comparées les unes aux autres. Un signal de contrôle de gain sélectif est généré à la suite de ladite comparaison des valeurs d'échantillon. Le gain appliqué à un signal d'entrée est augmenté ou diminué. Le procédé de l'invention pour contrôler automatiquement l'amplitude des signaux d'entrée initie une amplification sélective automatique des signaux d'entrée individuels.
PCT/SI2007/000016 2006-09-21 2007-03-28 Procédé pour contrôler automatiquement l'amplitude de signaux d'entrée WO2008036053A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP07716177A EP2064524A1 (fr) 2006-09-21 2007-03-28 Procédé pour contrôler automatiquement l'amplitude de signaux d'entrée

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SI200600218A SI22403A (sl) 2006-09-21 2006-09-21 Postopek za samodejno reguliranje amplitude vhodnih signalov
SIP-200600218 2006-09-21

Publications (1)

Publication Number Publication Date
WO2008036053A1 true WO2008036053A1 (fr) 2008-03-27

Family

ID=38180266

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SI2007/000016 WO2008036053A1 (fr) 2006-09-21 2007-03-28 Procédé pour contrôler automatiquement l'amplitude de signaux d'entrée

Country Status (3)

Country Link
EP (1) EP2064524A1 (fr)
SI (1) SI22403A (fr)
WO (1) WO2008036053A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7777661B2 (en) 2006-10-11 2010-08-17 Ids D.O.O. Interpolation method and a circuit for carrying out said method used in a high-resolution encoder

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5956659A (en) * 1997-03-26 1999-09-21 Johannes Heidenhain Gmbh Arrangement and method for the automatic correction of error-containing scanning signals of incremental position-measuring devices

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5956659A (en) * 1997-03-26 1999-09-21 Johannes Heidenhain Gmbh Arrangement and method for the automatic correction of error-containing scanning signals of incremental position-measuring devices

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7777661B2 (en) 2006-10-11 2010-08-17 Ids D.O.O. Interpolation method and a circuit for carrying out said method used in a high-resolution encoder

Also Published As

Publication number Publication date
SI22403A (sl) 2008-04-30
EP2064524A1 (fr) 2009-06-03

Similar Documents

Publication Publication Date Title
US7982454B2 (en) Calibration circuits and methods for a proximity detector using a first rotation detector for a determined time period and a second rotation detector after the determined time period
US10001530B2 (en) Reading circuit with automatic offset compensation for a magnetic-field sensor, and related reading method with automatic offset compensation
KR100840800B1 (ko) 시험 장치, 위상 조정 방법, 및 메모리 제어기
JP4277887B2 (ja) エンコーダ信号の補正回路
US6433554B1 (en) Method and apparatus for in-range fault detection of condition responsive sensor
US9651596B2 (en) System and apparatus for measuring capacitance
JP6658913B2 (ja) Ｍｅｍｓマイクロフォンおよびｍｅｍｓマイクロフォンの自己較正のための方法
CA2913904C (fr) Debitmetre et methode de calibrage
US20230288282A1 (en) Method for Operating a Pressure Measuring Cell of a Capacitive Pressure Sensor
CN100462725C (zh) 用于计量电功率的计量仪
EP2064524A1 (fr) Procédé pour contrôler automatiquement l'amplitude de signaux d'entrée
HU196513B (en) Apparatus for measuring voltage by sampling
US7844102B2 (en) Analog-to-digital conversion apparatus and sensing apparatus having the same
JP2000151409A (ja) アナログ―ディジタル変換器装置および勾配増幅器の調節装置
JP2000304570A (ja) 位相調整回路、スケール信号発生回路および位置測定装置
US10317443B2 (en) Integrated capacitance measurement
Jain et al. Self-balancing digitizer for resistive half-bridge
US7855582B2 (en) Device and method for detecting a timing of an edge of a signal with respect to a predefined edge of a periodic signal
GB2159965A (en) Method for the measurement of capacitance
CN119374644A (zh) 用于确定指示要被测量的物理量的数字值的方法和设备
KR101174935B1 (ko) 샘플링 회로 및 시험 장치
Kollar Measurement of capacitances based on a flip-flop sensor
SU1174763A1 (ru) Устройство дл градуировки электромагнитных расходомеров
SU998985A1 (ru) Способ измерени азимутальной неоднородности переменного синусоидального магнитного пол
JP2948633B2 (ja) 半導体装置の電圧測定方法

Legal Events

Date Code Title Description
DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07716177

Country of ref document: EP

Kind code of ref document: A1

REEP Request for entry into the european phase

Ref document number: 2007716177

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2007716177

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载