+

WO2003013051A3 - Timing recovery in data communication circuits - Google Patents

Timing recovery in data communication circuits Download PDF

Info

Publication number
WO2003013051A3
WO2003013051A3 PCT/IE2002/000114 IE0200114W WO03013051A3 WO 2003013051 A3 WO2003013051 A3 WO 2003013051A3 IE 0200114 W IE0200114 W IE 0200114W WO 03013051 A3 WO03013051 A3 WO 03013051A3
Authority
WO
WIPO (PCT)
Prior art keywords
timing recovery
decision
data communication
communication circuits
ted
Prior art date
Application number
PCT/IE2002/000114
Other languages
French (fr)
Other versions
WO2003013051A2 (en
Inventor
Carl Damien Murray
Philip Curran
Navarro Alberto Molina
Original Assignee
Massana Res Ltd
Carl Damien Murray
Philip Curran
Navarro Alberto Molina
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Massana Res Ltd, Carl Damien Murray, Philip Curran, Navarro Alberto Molina filed Critical Massana Res Ltd
Publication of WO2003013051A2 publication Critical patent/WO2003013051A2/en
Publication of WO2003013051A3 publication Critical patent/WO2003013051A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40006—Architecture of a communication node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0004—Initialisation of the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H04L2025/03477—Tapped delay lines not time-recursive
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
    • H04L7/0335—Gardner detector

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Dc Digital Transmission (AREA)

Abstract

In a 1 OOOBASE- T transceiver, a timing error detector (TED, 5) receives its inputs directly from the output of an ADC (2) and from a decision device (4). Timing recovery is acquired in three stages: a non-decision directed (NDD) stage during which only the output of an ADC (2) are used for acquisition; a stage for acquiring the remote scrambler and predicting symbols; and a decision-directed (DD) stage during which locally predicted symbols are also used for acquisition. Because the timing error detector (TED, 5) does not take inputs from the FFE (3) there is no information about cable length, and so an input of gain from an AGC is used to indicate cable length.
PCT/IE2002/000114 2001-08-02 2002-07-31 Timing recovery in data communication circuits WO2003013051A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US30916401P 2001-08-02 2001-08-02
IE20010739 2001-08-02
IE2001/0739 2001-08-02
US60/309,164 2001-08-02

Publications (2)

Publication Number Publication Date
WO2003013051A2 WO2003013051A2 (en) 2003-02-13
WO2003013051A3 true WO2003013051A3 (en) 2003-11-27

Family

ID=26320332

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IE2002/000114 WO2003013051A2 (en) 2001-08-02 2002-07-31 Timing recovery in data communication circuits

Country Status (1)

Country Link
WO (1) WO2003013051A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7930127B2 (en) 2008-11-11 2011-04-19 Nxp B.V. Oscillator prescale calibration for harmonizing multiple devices with independent oscillators over an I2C bus interface
US8224602B2 (en) 2008-11-11 2012-07-17 Nxp B.V. Automatic on-demand prescale calibration across multiple devices with independent oscillators over an I2C Bus interface
CN114268315A (en) * 2020-09-16 2022-04-01 深圳市中兴微电子技术有限公司 Loop filter, timing recovery method and apparatus

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09130443A (en) * 1995-10-31 1997-05-16 Toshiba Corp Digital demodulator

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09130443A (en) * 1995-10-31 1997-05-16 Toshiba Corp Digital demodulator

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 09 30 September 1997 (1997-09-30) *
UNGERBOECK G: "DECISION DIRECTED METHOD FOR TIMING RECOVERY IN PAM DATA SIGNAL RECEIVERS", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 18, no. 3, August 1975 (1975-08-01), pages 769 - 771, XP000808453, ISSN: 0018-8689 *

Also Published As

Publication number Publication date
WO2003013051A2 (en) 2003-02-13

Similar Documents

Publication Publication Date Title
EP0748124A3 (en) Signal processing apparatus and method
WO2003075130A3 (en) System and method for communication channel and device control via an existing audio channel
WO2004019550A3 (en) System and method for authenticating wireless component
WO2000059212A3 (en) Method and apparatus for an intuitive universal remote control system
EP0834815A3 (en) Data communication method, electronic apparatus and physical-layer-control integrated circuit
EP0755135A3 (en) Apparatus and method for recovering a clock signal
WO2005070177A3 (en) Use of low-speed components in high-speed optical fiber transceivers
DE60205650T2 (en) IF-BASED ADAPTIVE ASYNCHRONOUS RECEIVER
FR2823895B1 (en) SYSTEM INCLUDING A CLEANING ROBOT USING A MOBILE COMMUNICATION NETWORK
CA2529551A1 (en) Updating adaptive equalizer coefficients using known or predictable bit patterns distributed among unknown data
WO2004003712A3 (en) Updating diagnostic device software and enabling features
CA2343153A1 (en) Receiver and an adaptive equalizer method
US9209948B2 (en) Testing a decision feedback equalizer (‘DFE’)
WO2003015292A3 (en) Digital equalization process and mechanism
EP0935204A3 (en) Programmable correlator coprocessor
WO2003019889A3 (en) Data reconstruction in a receiver
WO2003013051A3 (en) Timing recovery in data communication circuits
TWI267264B (en) Method and apparatus for interference signal code power and noise variance estimation
TW200627823A (en) Wireless communication unit and method of processing a code division multiple access signal
WO2007042113A8 (en) Optical recording apparatus for wireless equipment
AU2003212428A1 (en) Apparatus and method of searching for known sequences
US20050135510A1 (en) Decision feedback equalizer and clock and data recovery circuit for high speed applications
WO2005048506A3 (en) Method and apparatus for uplink synchronization in wireless communications
WO2005020081A3 (en) Communication system using embedded synchronisation
MXPA04000739A (en) Probiotic lactobacillus casei strains

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG US UZ VN YU ZA ZM

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: PA/a/2004/000739

Country of ref document: MX

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PUSUANT TO RULE 69(1) EPC (F1205A DATED 14.04.04)

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载