WO1998030073A1 - Method and device for mounting electronic component on circuit board - Google Patents
Method and device for mounting electronic component on circuit board Download PDFInfo
- Publication number
- WO1998030073A1 WO1998030073A1 PCT/JP1997/004873 JP9704873W WO9830073A1 WO 1998030073 A1 WO1998030073 A1 WO 1998030073A1 JP 9704873 W JP9704873 W JP 9704873W WO 9830073 A1 WO9830073 A1 WO 9830073A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit board
- chip
- thermosetting resin
- electronic component
- electrode
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 83
- 238000005304 joining Methods 0.000 claims description 34
- 238000007796 conventional method Methods 0.000 claims description 3
- 238000010897 surface acoustic wave method Methods 0.000 claims 2
- 230000002950 deficient Effects 0.000 claims 1
- 239000004973 liquid crystal related substance Substances 0.000 claims 1
- 229920005989 resin Polymers 0.000 abstract description 183
- 239000011347 resin Substances 0.000 abstract description 183
- 229920001187 thermosetting polymer Polymers 0.000 abstract description 182
- 239000002245 particle Substances 0.000 abstract description 42
- 239000000853 adhesive Substances 0.000 description 41
- 230000001070 adhesive effect Effects 0.000 description 41
- 239000000758 substrate Substances 0.000 description 33
- 239000010408 film Substances 0.000 description 32
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 28
- 239000010931 gold Substances 0.000 description 27
- 229910052737 gold Inorganic materials 0.000 description 26
- 238000010438 heat treatment Methods 0.000 description 24
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 21
- 230000004907 flux Effects 0.000 description 21
- 238000003825 pressing Methods 0.000 description 17
- 230000008569 process Effects 0.000 description 16
- 239000007787 solid Substances 0.000 description 12
- 238000007747 plating Methods 0.000 description 11
- 229910052759 nickel Inorganic materials 0.000 description 9
- 230000001846 repelling effect Effects 0.000 description 8
- 239000011521 glass Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- SWELZOZIOHGSPA-UHFFFAOYSA-N palladium silver Chemical compound [Pd].[Ag] SWELZOZIOHGSPA-UHFFFAOYSA-N 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- 239000004332 silver Substances 0.000 description 6
- 238000012937 correction Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000004593 Epoxy Substances 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 4
- 239000004744 fabric Substances 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 238000007789 sealing Methods 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 239000011256 inorganic filler Substances 0.000 description 2
- 229910003475 inorganic filler Inorganic materials 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000005011 phenolic resin Substances 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000003566 sealing material Substances 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- 241000251468 Actinopterygii Species 0.000 description 1
- 241000531908 Aramides Species 0.000 description 1
- 241001446467 Mama Species 0.000 description 1
- 241000270666 Testudines Species 0.000 description 1
- 241000219977 Vigna Species 0.000 description 1
- 235000010726 Vigna sinensis Nutrition 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- 229920003235 aromatic polyamide Polymers 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010924 continuous production Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 229920001971 elastomer Polymers 0.000 description 1
- 230000009477 glass transition Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 239000002923 metal particle Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1182—Applying permanent coating, e.g. in-situ coating
- H01L2224/11822—Applying permanent coating, e.g. in-situ coating by dipping, e.g. in a solder bath
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1357—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/13698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13699—Material of the matrix
- H01L2224/1379—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/13698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13798—Fillers
- H01L2224/13799—Base material
- H01L2224/138—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
- H01L2224/2743—Manufacturing methods by blanket deposition of the material of the layer connector in solid form
- H01L2224/27436—Lamination of a preform, e.g. foil, sheet or layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/29076—Plural core members being mutually engaged together, e.g. through inserts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/29078—Plural core members being disposed next to each other, e.g. side-to-side arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29399—Coating material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75251—Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7598—Apparatus for connecting with bump connectors or layer connectors specially adapted for batch processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/81048—Thermal treatments, e.g. annealing, controlled pre-heating or pre-cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81395—Bonding interfaces outside the semiconductor or solid-state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83193—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01009—Fluorine [F]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01043—Technetium [Tc]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01052—Tellurium [Te]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Definitions
- thermosetting property interposed between the electronic component and the circuit board is corrected while the board is warped.
- a method for mounting an electronic component in which a resin is cured by the heat and the electronic component and the circuit board are joined to electrically connect both electrodes.
- the alignment is performed by wire bonding to the electrode of the circuit board and the electrode of the electronic component without the repelling and interposing the thermosetting resin. Align with the bump,
- the electronic component In the bonding, the electronic component is pressed against the circuit board with a pressing force of 20 gf or more per bump while being heated, and the leveling of the bumps and the correction of the warpage of the board are simultaneously performed.
- the thermosetting resin interposed between the electronic component and the circuit board is cured by the heat, and the electronic component and the circuit board are joined to electrically connect both electrodes.
- thermosetting resin is a sheet of a thermosetting resin having an anisotropic conductive film.
- thermosetting resin is formed on the circuit board as a solid thermosetting resin having a shape smaller than an outer dimension connecting electrodes of the electronic component.
- the alignment is performed.
- the electronic component is pressed against the circuit board while heating the thermosetting resin sheet, and the circuit board is corrected for warpage.
- the thermosetting resin sheet interposed between the electronic component and the circuit board is cured by the heat to join the electronic component and the circuit board.
- a conductive adhesive is transferred to the bumps of the electrodes of the electronic component
- thermosetting resin sheet having a shape smaller than an outer dimension connecting the electrodes of the electronic component to the circuit board as the thermosetting resin
- the bumps and the electrodes of the circuit board are aligned, and in the bonding, the electronic component is pressed against the circuit board while heating the thermosetting resin sheet to correct the warpage of the circuit board.
- the thermosetting resin sheet interposed between the electronic component and the circuit board is hardened by the heat to join the electronic component and the circuit board.
- thermosetting resin sheet having a flux layer formed on one or both sides as the thermosetting resin to the circuit board
- the electronic component Aligning the electrodes of the electrode of the circuit board with the electrodes of the circuit board
- the electronic component is interposed between the electronic component and the circuit board while simultaneously correcting the warpage of the circuit board by pressing the electronic component against the circuit board with the heated head.
- the thermosetting resin sheet is cured, and when the bump breaks through the resin sheet, the flux component of the flux layer adheres to the bump, and the pump is joined to the electrode of the circuit board to form the electronic component.
- gold plating is performed on a surface of the electronic component in a hole formed at a position corresponding to at least one of the bump of the electrode and the electrode of the circuit board.
- Resin balls, or nickel particles, or conductive particles made of silver, silver-palladium, or gold, or conductive paste, or particles made of gold spheres A solid thermosetting resin sheet embedded in a direction in which the electrodes are electrically connected to each other is positioned as the thermosetting resin and is attached to the electrodes of the circuit board, and is then bonded to the bumps of the electronic component. Align the electrodes on the circuit board,
- the electronic section is heated while heating the thermosetting resin sheet.
- thermosetting resin sheet interposed between the electronic component and the circuit board is cured by the heat and joined while pressing the product against the circuit board to correct the warpage of the circuit board.
- a method for mounting the electronic component according to the first aspect is provided.
- the electronic component when mounting the electronic component on the circuit board before the alignment, the electronic component is positioned at a position corresponding to at least one of the electrode of the electronic component and the electrode of the circuit board.
- a resin ball having a size larger than at least the thickness of the passivation film covering the electrode of the electronic component and smaller than the thickness of the electrode of the circuit board, and having a gold plated surface on the formed hole, or nickel Particles, or conductive particles made of silver, silver-palladium, or gold, or particles made of a conductive paste or gold sphere, are combined with the electrodes of the electronic component and the circuit electrodes of the circuit board.
- the solid thermosetting resin sheet embedded in the sandwiching direction and in the direction of mutual conduction is positioned as the thermosetting resin with the electrodes of the circuit board. After attached, aligning the above Kaminarikyoku of said electrodes and said circuit board of said electronic component,
- the electronic component In the bonding, the electronic component is pressed against the circuit board while applying ultrasonic vibration to the electronic component while heating the thermosetting resin sheet, and is interposed between the electronic component and the circuit board.
- the electronic component mounting method according to the first aspect wherein the thermosetting resin sheet to be cured and bonded by the heat is provided.
- the electronic component mounting method according to the third aspect wherein the conductive particles contained in the anisotropic conductive film are obtained by applying nickel plating to gold plating.
- thermosetting resin is a thermosetting resin sheet.
- thermosetting resin sheet has a thickness greater than the gap between the active surface of the electronic component after bonding and the surface of the circuit board on which the electrodes are formed.
- thermosetting resin is a thermosetting adhesive.
- An electronic component mounting method according to the first or second aspect is provided.
- the bumps formed by wire bonding are aligned with the electrodes of the circuit board and the electrodes of the electronic component while interposing the insulating and thermosetting resin containing no conductive particles.
- thermosetting resin A heating device for heating the thermosetting resin
- thermosetting resin While the thermosetting resin is being heated by the heating device, the electronic component is pressed against the circuit board with a pressing force of 20 or more per bump, and the electronic component and the electronic component are pressed while the board is warped.
- An electronic device comprising: a joining device for curing the thermosetting resin interposed between the circuit boards by the heat, joining the electronic component and the circuit board, and electrically connecting both electrodes. Provide component mounting equipment.
- the positioning device is formed by wire bonding between the electrode of the circuit board and the electrode of the electronic component without repelling and interposing the thermosetting resin. To align the bumps
- the bonding device presses the electronic component against the circuit board with a pressing force of 20 gf or more per bump while heating the thermosetting resin with the heating device, and performs the bumping of the bump and the bonding of the substrate with each other. While simultaneously performing warpage correction, the thermosetting resin interposed between the electronic component and the circuit board is hardened by the heat, and the electronic component and the circuit board are joined to electrically connect both electrodes.
- An electronic component mounting apparatus according to the thirteenth aspect, wherein the electronic component mounting apparatus is connected to the electronic component.
- thermosetting resin is a thermosetting resin sheet having an anisotropic conductive film. I do.
- the positioning device includes, as the thermosetting resin on the circuit board, a solid thermosetting resin having a shape smaller than an outer dimension connecting electrodes of the electronic component. After attaching the resin sheet, align the bumps of the electrodes of the electronic component with the electrodes of the circuit board,
- the bonding apparatus presses and presses the electronic component against the circuit board while heating the thermosetting resin sheet, and simultaneously corrects the warpage of the circuit board, while simultaneously performing the straightening of the circuit board.
- the electronic component mounting apparatus according to the thirteenth aspect wherein the thermosetting resin sheet interposed in the electronic component is cured by the heat to join the electronic component and the circuit board.
- a conductive adhesive is transferred to the bumps of the electrodes of the electronic component,
- thermosetting resin sheet having a shape smaller than an outer dimension connecting the electrodes of the electronic component was adhered to the circuit board as the thermosetting resin. Thereafter, the bumps and the electrodes of the circuit board are aligned, and in the bonding, the electronic component is pressed against the circuit board while heating the thermosetting resin sheet, and the bonding of the circuit board is performed.
- a thermosetting resin sheet interposed between the electronic component and the circuit board is cured by the heat while performing the warp correction at the same time to join the electronic component and the circuit board.
- the circuit board is attached with a solid thermosetting resin sheet having a flux layer formed on one or both sides as the thermosetting resin. After that, the bumps of the electrodes of the electronic component are aligned with the electrodes of the circuit board, and
- the positioning device presses and presses the electronic component against the circuit board with a heated head, and simultaneously corrects the warpage of the circuit board, while simultaneously correcting the warpage of the circuit board.
- the flux component of the flux layer adheres to the knob when the bump breaks through the resin sheet, and the s' pump is connected to the electrode of the circuit board.
- the alignment device includes a position corresponding to at least one of the bump of the electrode of the electronic component and the electrode of the circuit board.
- resin balls with gold plating on the surface, or nickel particles, or conductive particles made of silver, silver-palladium, or gold, or conductive paste, or gold balls A solid thermosetting resin sheet in which the particles are embedded in a direction in which the bumps and the electrodes of the circuit board are electrically connected to each other is applied as the thermosetting resin while being aligned with the electrodes of the circuit board. After attaching, the bumps of the electronic component are aligned with the electrodes of the circuit board,
- the bonding device presses the electronic component against the circuit board while heating the thermosetting resin sheet, and intervenes between the electronic component and the circuit board while correcting the warpage of the circuit board.
- the electronic component mounting apparatus according to the thirteenth aspect, wherein the thermosetting resin sheet to be cured and bonded by the heat is provided.
- the positioning device when mounting the electronic component on the circuit board, corresponds to at least one of the electrode of the electronic component and the electrode of the circuit board.
- the nickel particles, or conductive particles made of silver, silver-palladium, or gold, or the particles made of conductive paste or gold spheres are used to form the electrodes of the electronic component and the circuit of the circuit board.
- the solid thermosetting resin sheet embedded in the direction sandwiching the electrodes and in the direction of mutual conduction is aligned with the electrodes on the circuit board as the thermosetting resin. After adhered Te, aligning the electrode and the electrode of the circuit board of the electronic component,
- the bonding device presses the electronic component against the circuit board while applying ultrasonic vibration to the electronic component while heating the thermosetting resin sheet, and intervenes between the electronic component and the circuit board.
- the electronic component mounting apparatus according to the thirteenth aspect, wherein the thermosetting resin sheet is cured by the heat and joined.
- the electronic component mounting device according to the fifteenth aspect wherein the conductive particles contained in the anisotropic conductive film are obtained by applying nickel plating to gold plating. provide.
- the thermosetting resin is a thermosetting resin sheet.
- the thickness of the thermosetting resin sheet is larger than the gap between the active surface of the electronic component after bonding and the surface of the circuit board on which the electrodes are formed. According to another aspect of the present invention, there is provided the electronic component projecting device according to the second aspect, wherein the thickness is set to be thick.
- thermosetting resin is a thermosetting adhesive
- the electronic component mounting apparatus according to any one of the first to fourteenth aspects, wherein the alignment device and the joining device are configured as one device. I do.
- a conductive paste is attached to the above-mentioned bumps, and then the conductive paste is cured to function as a part of the above-mentioned bumps.
- the cured conductive paste breaks through the thermosetting resin to electrically connect to the electrode of the circuit board. It provides a method for mounting electronic components.
- thermosetting resin is pierced by the cured conductive paste and electrically connected to the electrode of the circuit board in the bonding.
- thermosetting resin sheet is the electronic component mounting method according to any one of the eleventh to ninth aspects or the eleventh aspect arranged on the circuit board side. provide.
- thermosetting resin sheet is provided on the electronic component side.
- thermosetting resin sheet is disposed on the circuit board side.
- thermosetting resin sheet is disposed on the electronic component side.
- a wire bonding apparatus is attached to an electrode pad formed by adding Si or Cu to A1 of A1 or A1.
- a ball is formed on the Au wire by electric discharge, and the ball is bonded to the electrode pad of the IC chip while applying ultrasonic waves to the ball by the cavities.
- FIGS. 1A, 1B, 1C, 1D, 1E, 1F, 1G, 1H, II, and 1J respectively show electronic components such as IC chips on a circuit board according to the first embodiment of the present invention. It is an explanatory view showing a mounting method
- FIGS.2A, 2B, 2C, 2D, 2E, 2F, and 2G are explanatory views showing a bump forming step using a wire bonder of an IC chip in the mounting method according to the first embodiment of the present invention.
- FIGS. 3A, 3B, and 3C are explanatory views showing a bonding step of a circuit board and an IC chip in the mounting method according to the first embodiment of the present invention, respectively.
- 4A, 4B, and 4C are explanatory views showing a bonding step of a circuit board and an IC chip in the mounting method according to the first embodiment of the present invention, respectively.
- 5A, 5B, 5C, 5D, 5E, and 5F show the case where an anisotropic conductive film is used instead of the thermosetting resin sheet in the mounting method of the first embodiment of the present invention.
- FIG. 6 is an explanatory view showing a joining process of the circuit board and the IC chip in the embodiment of FIG. 5 in the first embodiment of the present invention
- FIGS. 7A, 7B, and 7C are explanatory views showing a bonding step of a circuit board and an IC chip in the mounting method according to the second embodiment of the present invention, respectively.
- FIGS.8A, 8B, and 8C are explanatory views showing a bonding step of a circuit board and an IC chip in the mounting method according to the second embodiment of the present invention, respectively.
- 9A, 9B, 9C, 9D, and 9E are explanatory views showing a bonding step of a circuit board and an IC chip in the mounting method according to the third embodiment of the present invention, respectively.
- FIG. 9 is an explanatory view showing a bonding step of a circuit board and an IC chip in the mounting method according to the fourth embodiment.
- FIGS. 11A, 11B, 11C; 11D, 11E, 11F, and 11G respectively show a bonding step of the circuit board and the IC chip in the mounting method according to the fifth embodiment of the present invention.
- FIG. 1 A first figure.
- 12A, 12B, 12C, 12D, 12E, 12F, 12G, and 12H are explanatory views showing a bonding step of a circuit board and an IC chip in the mounting method according to the sixth embodiment of the present invention, respectively.
- FIG. 13 is a cross-sectional view showing a conventional method of bonding an IC chip to a circuit board.
- Figures 14A and 14B are explanatory diagrams each showing a conventional method of attaching an IC chip to a circuit board.
- FIGS. 15A, 15B, 15C, 15D, 15E, 15F, and 15G are explanatory diagrams each showing a bonding step of the circuit chip and the IC chip in the mounting method according to the seventh embodiment of the present invention.
- FIGS. 1A to 12H a method for mounting an IC chip and a device for manufacturing the same according to the first embodiment of the present invention will be described with reference to FIGS. 1A to 12H.
- FIGS. 1A to 3C A method for mounting an IC chip on a circuit board according to the first embodiment of the present invention will be described with reference to FIGS. 1A to 3C.
- bumps (protruding electrodes) 3 are formed on the A1 pad electrode 2 of the IC chip 1 by the operation shown in FIGS.
- a ball 96 is formed at the lower end of the wire 95 protruding from the holder 93 in FIG. 2A, the holder 93 holding the wire 95 is lowered in FIG. 1 and joined to the electrode 2 to roughly form the shape of the bump 3, and start raising the holder 93 while sending the wire 95 downward in Fig. 2C, and form a roughly rectangular loop 9 as shown in Fig. 2D.
- the holder 9 is moved to 9 to form a curved portion 98 on the upper portion of the bump 3 as shown in FIG. 2E, and the bump 3 is formed by tearing it off as shown in FIG. 2F.
- the wire 95 is clamped by the holder 93 in FIG. 2B, and the gold wire 95 is torn off by raising the holder 93 and pulling it up, so that the bump 3 shown in FIG. A shape may be formed.
- FIG. 1B shows a state in which the bumps 3 are formed on the electrodes 2 of the IC chip 1 in this manner.
- the thermosetting resin sheet 6 is placed on the electrode 5 of the substrate 4 at a pressure of, for example, about 5 to 1 O kgf / cm 2 by the attaching tool 7 heated at, for example, 80 to 120 ° C. paste.
- the preparatory step of the substrate 4 is completed by peeling off the separator 6a detachably arranged on the tool 7 side of the thermosetting resin sheet 6.
- the separation 6a is for preventing the thermosetting resin sheet 6 from sticking to the tool 7.
- thermosetting resin sheet 6 is a sheet containing an inorganic filler such as silica (for example, epoxy resin, phenol resin, polyimide, etc.), or a sheet containing no inorganic filler (for example, epoxy resin). Resin, phenolic resin, polyimide, etc.), and heat resistance enough to withstand high temperatures in one step of the riff opening in the subsequent process (for example, enough to withstand 240 ° C for 10 seconds).
- silica for example, epoxy resin, phenol resin, polyimide, etc.
- no inorganic filler for example, epoxy resin
- the IC chip 1 on which the bumps 3 are formed on the electrodes 2 in the preceding step is prepared by the heated joining tool 8 in the preceding step.
- the bump 3 is pressed while its head 3a is deformed and pressed on the electrode 5 of the substrate 4 as shown in FIGS. 3A to 3B.
- the bump 3 The load applied to the side differs depending on the diameter of the bump 3, but it is necessary to apply a load that deforms the head 3a of the bump 3 that is bent and overlaps as shown in Fig. 3C. It is.
- This load requires a minimum of 20 (g f).
- the upper limit of the load is 1. Chip 1, bump 3, circuit board 4, etc. should not be damaged. In some cases, the maximum load can exceed 100 (g f).
- 6 m and 6 s are a thermosetting resin during melting in which the thermosetting resin sheet 6 is melted by the heat of the joining tool 8 and a resin thermoset after melting.
- the IC chip 1 on which the bumps 3 were formed on the electrodes 2 in the above-mentioned pre-process was removed by the bonding plate 8 heated by the built-in heater 8a such as a ceramic heater or a pulse heater.
- the joining step may be performed by one positioning and pressing bonding apparatus, for example, the positioning and pressing bonding apparatus of FIG. 1F.
- the positioning process is performed using the alignment process shown in Fig. 4B.
- the pressing and joining steps may be performed by the joining apparatus shown in FIG. 4C. In FIG. 4C, in order to improve the productivity, two joining devices are shown so that two places of one circuit 4 can be pressed and joined at the same time.
- a glass cloth laminated epoxy substrate (glass epoxy substrate), a glass cloth laminated polyimide resin substrate, or the like is used.
- warpage and undulation are caused by cutting and processing, and are not necessarily perfect planes. Therefore, as shown in FIGS. 4A and 4B, for example, the joining tool 8 and the stage 9 whose parallelism is controlled so that the parallelism is adjusted to be about 5 ⁇ m or less, for example, from the joining tool 8 side to the stage 9 side.
- the warpage of the circuit board 4 in the applied portion is corrected.
- the IC chip 1 is warped with the center of the active surface being concave, but by pressing this with a strong load of 20 or more at the time of bonding, the warpage and undulation of both the substrate 4 and the IC chip 1 are corrected. can do.
- the warpage of the IC chip 1 is generated by an internal stress generated when a thin film is formed on Si when the IC chip 1 is formed.
- thermosetting resin sheet 6 In a state where the warpage of the circuit board 4 is corrected in this way, for example, heat of 140 to 230 ° C. is applied to the thermosetting resin sheet 6 between the IC chip 1 and the circuit board 4 for, for example, several seconds to 20 seconds. This is applied to cure the thermosetting resin sheet 6.
- the thermosetting resin constituting the thermosetting resin sheet 6 flows and is sealed up to the edge of the IC chip 1.
- it since it is a resin, when it is heated, it initially softens spontaneously, and thus has such fluidity that it flows to Etsu.
- the volume of the thermosetting resin By setting the volume of the thermosetting resin to be larger than the volume of the space between the IC chip 1 and the circuit board, the thermosetting resin flows out of this space to achieve a sealing effect.
- thermosetting resin sheet 6 loses fluidity, and the IC chip 1 is fixed on the circuit board 4 by the cured thermosetting resin 6 s as shown in FIGS. 1G and 3C. Further, when the circuit board 4 side is heated by the stage 9, the temperature of the joining module 8 can be set lower.
- thermosetting adhesive 6b is applied onto the circuit board 4 by dispense or the like, or printed or transferred. You may.
- the thermosetting adhesive 6b basically the same process as the above-described process using the thermosetting resin sheet 6 is performed.
- thermosetting resin sheet 6 When the thermosetting resin sheet 6 is used, there is an advantage that it is easy to handle because it is solid, and it can be formed of a polymer because there is no liquid component, and it is easy to form a material having a high glass transition point. .
- thermosetting adhesive 6b when the thermosetting adhesive 6b is used, it can be applied, printed, or transferred to an arbitrary position on the substrate 4 in an arbitrary size.
- an anisotropic conductive film may be used in place of the thermosetting resin.
- ACF anisotropic conductive film
- nickel powder coated with gold is used as the conductive particles contained in the anisotropic conductive film.
- the connection resistance value between the electrode 5 and the bump 3 can be reduced, which is more preferable.
- FIG. 5A in IC chip 1, A chip pad 1 of IC chip 1 is connected to pad electrode 2 by a wire bonding apparatus.
- a bump (protruding electrode) 3 is formed as shown in FIG.
- the gold wire 95 may be torn off by clamping the wire 95 with the holder 93 and pulling it up to form a bump shape as shown in FIG. 2G.
- an anisotropic conductive film sheet 10 cut to a size slightly larger than the size of the IC chip 1 is arranged on the electrode 5 of the circuit board 4 in FIG. It is attached to the substrate 4 by the attaching tool 7 heated to 80 to 120 ° C. at a pressure of, for example, about 5 to 10 kgf / cm 2 . Thereafter, by peeling off the separator on the side of the anisotropic conductive film sheet 10, the preparation step of the anti-reflection film 4 is completed.
- the IC chip 1 on which the bumps 3 are formed in the above-mentioned step is connected to the IC chip 1 of the substrate 4 prepared in the above-mentioned step by the heated bonding tool 8. It is positioned on the corresponding electrode 5 and pressed through the anisotropic conductive film sheet 10. At this time, the head 3a of the bump 3 is
- the conductive particles 10a in the conductive film sheet 10 have a metal ball on the resin ball, it is necessary that the conductive particles 10a be deformed. Further, when the conductive particles 10a in the anisotropic conductive film sheet 10 are metal particles such as nickel, it is necessary to apply a load that sinks into the bump 3 or the electrode 5 on the substrate side. This load requires a minimum of 20 (gf). It can exceed 100 (gf) at maximum.
- the circuit board 4 may be a multilayer ceramic substrate, a glass cloth laminated epoxy substrate (glass epoxy substrate), an aramide nonwoven substrate, a glass cloth laminated polyimide resin substrate, an FPC (flexible printed circuit board) or the like. Is used. These substrates 4 are warped due to heat history, cutting, and processing, and are not necessarily perfect planes. Therefore, by applying heat and load locally to the circuit board 4 through the IC chip 1, the warpage of the circuit board 4 in the applied portion is corrected.
- heat of, for example, 140 to 230 ° C. is applied to the anisotropic conductive film 10 between the IC chip 1 and the circuit board 4 for, for example, several seconds to 2 hours.
- thermosetting resin constituting the thermosetting resin sheet 6 flows and is sealed up to the IC chip 1 gap.
- thermosetting resin since it is a resin, when it is heated, it initially softens naturally and thus has such fluidity that it flows to Etsu.
- the thermosetting resin flows out of this space to achieve a sealing effect.
- the temperature of the IC chip 1 and the anisotropic conductive film 10 rapidly decreases because the heating tool 8 rises and the heating source is eliminated, and the anisotropic conductive film 10 loses fluidity.
- the 1-chip 1 is fixed on the circuit board 4 by the resin 10 s constituting the anisotropic conductive film 10.
- the temperature of the joining tool 8 can be further lowered.
- the anisotropic conductive film 10 can be used instead of the thermosetting resin sheet 6, and the conductive particles 10a contained in the anisotropic conductive film 10
- connection resistance value can be reduced.
- thermosetting resin sheet 6 or the thermosetting adhesive 6b is formed on the circuit board 4 side
- the present invention is not limited to this. It may be formed on the IC chip 1 side as shown in FIG. 1I or 1J.
- the elastic body 117 is made of rubber or the like.
- the thermosetting resin sheet 6 may be attached to the IC chip 1 by pressing the IC chip 1 along the shape of the bump 3.
- a protruding electrode (bump) 3 is formed on the electrode 2 on the IC chip 1, and the electrode of the IC chip 1 is formed on the circuit board 4 as shown in FIGS. 7B, 7 C and 8 A.
- External dimensions connecting the inner edges of 2) A thermosetting resin or thermosetting adhesive 6 with a shape smaller than 0 L is attached or applied to the center of the circuit board 4 where the electrodes 5 are connected. Keep it.
- the bump 3 and the electrode 5 of the circuit board 4 are aligned, and the IC chip 1 is pressed and pressed against the circuit board 4 by the heated head 8 as shown in FIGS. 7A and 8B.
- thermosetting resin or thermosetting adhesive 6 interposed between the IC chip 1 and the circuit board 4 is cured while simultaneously correcting the warpage of the board 4.
- the thermosetting resin or thermosetting adhesive 6 is softened as described above by the heat applied from the head 8 via the IC chip 1, and is pressed from the position where it is attached as shown in FIG. 8C. Then it flows outward.
- the thermosetting resin or the thermosetting adhesive 6 that has flowed out becomes a sealing material (underfill), and significantly improves the reliability of bonding between the bump 3 and the electrode 5.
- the thermosetting resin or thermosetting adhesive 6 gradually cures, and finally the IC chip 1 and the circuit board 4 are joined by the cured resin 6 s. Will be.
- the joining of the IC chip 1 and the electrode 5 of the circuit board 4 is completed by raising the joining tool 8 pressing the IC chip 1. Strictly speaking, in the case of thermosetting, the reaction of the thermosetting resin proceeds while heating, and
- thermosetting resin or the thermosetting adhesive 6 does not cover the electrode 5 before joining, the bump 3 directly contacts the electrode 5 when joining, and the The thermosetting resin or the thermosetting adhesive 6 does not enter below, and the connection resistance value between the bump 3 and the electrode 5 can be reduced. Further, if the circuit board side is heated, the temperature of the bonding head 8 can be further lowered.
- the third embodiment is a mounting method and an apparatus for joining after repellering.
- Fig. 9A projecting electrodes (bumps) are attached to electrode 2 on IC chip 1.
- the bump 3 is formed using a wire bonding apparatus by the method described above, and the bump 3 is immersed in the conductive adhesive 11 stored in a dish-shaped container, and the conductive adhesive 11 is transferred to the bump 3.
- the circuit board 4 the electrode 5 of the outer shape dimensions connecting the electrodes 2 of the IC chip 1 L t smaller feature size L 2 of the thermosetting resin sheet one preparative or thermosetting adhesive 6 of the circuit board 4 Paste or apply to the center where the was tied.
- the bump 3 and the electrode 5 of the circuit board 4 are aligned, and the IC chip 1 is pressed and pressed against the circuit board 4 by the heated bonding head 8.
- thermosetting resin or thermosetting adhesive 6 interposed between the IC chip 1 and the circuit board 4 is cured, and the IC chip 1 and the circuit board are cured with the cured resin 6 s. Join.
- the thermosetting resin or thermosetting adhesive 6 is softened as described above by the heat applied from the bonding head 8 via the IC chip 1, and the position where the thermosetting resin or thermosetting adhesive 6 is attached as shown in FIG. 9B. It is more pressurized and flows outward.
- the thermosetting resin or thermosetting adhesive 6 that has flowed out serves as a sealing material (underfill), and significantly improves the reliability of bonding between the bump 3 and the electrode 5.
- the conductive adhesive 11 attached to the bumps 3 is also cured, so that a heating step of curing only the conductive adhesive 11 is not required.
- the valve 8 pressing the IC chip 1 is raised. Through the above steps, the bonding between the first chip 1 and the electrode 5 of the circuit board 4 is completed. Also, if the circuit board side is heated,
- the temperature of the joining head 8 can be lowered. Further, L 2 and LB are still more suitable. Further, the above heating may be performed in a short time, and thereafter, the main heating may be further performed in a furnace or the like. In this case, the same effect can be obtained by using a resin having a curing shrinkage effect. In addition, without underfilling the entire surface with the above resin, a part of the underfill is performed by this method as shown in FIG. 9D, and the underfill 400 is then formed as shown in FIG. 9E. You may make it inject
- the tool 8 for holding the IC chip 1 has a built-in heater 8 such as a ceramic heater or a pulse heater, and the conductive adhesive 11 is heated before performing the process of FIG. 9B. (For example, heating from 6 ° to 200 ° C.) and then cured, if the conductive adhesive 11 functions as a part of the bump 3, the thermosetting resin sheet or thermosetting resin The adhesive 6 can be penetrated and penetrated. Cowpea Te, in this case, we are permitted to use a thermosetting resin sheet or the thermosetting adhesive 6 of the IC chip 1 electrodes 2 or more external dimensions connecting the big geometry L 2. In other words, it is not necessary to consider the size of the thermosetting resin sheet or thermosetting adhesive 6 at all.
- an anisotropic conductive film 10 may be used instead of the thermosetting resin sheet or the thermosetting adhesive 6. Further, by using a conductive powder 10a contained in the anisotropic conductive film obtained by plating nickel powder with gold, the connection resistance value between the bump 3 and the electrode 5 can be reduced. It is still preferred.
- FIGS. 10A to 1OF A mounting method and apparatus according to a fourth embodiment of the present invention will be described with reference to FIGS. 10A to 1OF.
- the protruding electrode (bump) 3 is formed on the electrode (pad) 2 on the IC chip 1.
- a flux component is applied to one or both surfaces of the thermosetting resin sheet 6 and dried to form a flux layer 12.
- a flux component sheet formed by drying the flux component is attached to the thermosetting resin sheet 6 to form the flux layer 12.
- the thermosetting resin sheet 6 having the flux layer 12 as described above is attached to the circuit board 4 as shown in FIG. 10C. At this time, heat is applied so that the flux layer 12 contacts the circuit board 4.
- the curable resin sheet 6 is attached.
- the bump 3 and the circuit board 4 are aligned with each other, and the IC chip 1 is pressed against the circuit board 4 by the heated head 8.
- the bump 3 is formed by the thermosetting resin sheet. It comes into contact with and adheres to the flux layer 12 of No. 6.
- the flux layer 12 formed on the substrate side of the thermosetting resin sheet 6 is bonded to the bonding metal layer 13 formed on the electrode 5 on the substrate side as shown in FIG. 10D. It adheres at the stage when the resin sheet 6 is attached to the substrate 4.
- the heat from the head 8 is transmitted to the thermosetting resin sheet 6 via the IC chip 1, and the board 4 is corrected for warpage.
- the flux components of the flux layer 12 are activated.
- the thermosetting resin sheet 6 interposed between the IC chip 1 and the circuit board 4 is cured, and the flux of the flux layer 12 adheres to the bump 3 when the bump 3 pierces the resin sheet 6.
- the bump 3 and the electrode 5 are connected with the flux and the bonding metal as shown in FIG.
- the IC chip 1 and the circuit board 5 are joined through the layer 13.
- the circuit board 4 may or may not include the bonding metal layer 13. Further, if the circuit board side is heated, the temperature of the bonding head 8 can be further lowered.
- thermosetting adhesive or an anisotropic conductive film sheet 10 can be used instead of the thermosetting resin sheet 6 as in the previous embodiment.
- the fifth embodiment is a mounting method and apparatus that does not perform any repelling at the same time as or not at the same time as the joining.
- a projecting electrode (bump) 3 is formed on the electrode 2 on the IC chip 1 using a wire bonding device (not shown) on the IC chip 1.
- the thermosetting resin sheet 6 is brought into contact with the bumps 3 and the electrodes 5 of the board 4 at positions corresponding to the bumps 3 and the electrodes 5 of the circuit board 4.
- a through hole 15 penetrating in the direction to be made is formed. Then, as shown in FIGS.
- conductive particles 14 for example, resin balls with gold plating on the surface, or nickel particles, or conductive particles made of silver, silver-palladium, or gold
- Conductive paste or conductive paste or thermosetting resin having conductivity by embedding particles made of gold spheres in paste form by embedding them into the through holes 15 by printing or by using a squeegee, etc.
- Sheets 6 are formed. The resin sheet 66 formed in this manner is affixed to the electrode 5 of the circuit board 4 as shown in FIGS. 11E and 11F.
- the bump 3 of the IC chip 1 is aligned with the electrode 5 of the circuit counter 4, and the IC chip 1 is pressed against the circuit board 4 by the heated bonding head 8.
- the thermosetting resin in the thermosetting resin sheet 66 interposed between the IC chip 1 and the circuit board 4 is cured while simultaneously performing the leveling of the bumps 3 and the correction of the warpage of the board 4.
- the cured resin 66 s makes the IC chip
- the sixth embodiment is a mounting method and apparatus that does not perform any leveling at the same time as the joining or not.
- holes 15 are formed in the thermosetting resin sheet 66 at positions corresponding to the electrodes 5 on the circuit board 4 in a direction sandwiching the electrodes 5 on the circuit board 4 in a direction for mutual conduction.
- the conductive particles 16 are inserted into the holes 15 as shown in FIG. 12 (1).
- the conductive particles 16 have a particle diameter larger than at least the thickness t pc (see FIG. 12H) of the passivation film 1 a covering the electrode 2 of the IC chip 1, and Conductive particles 16 smaller than thickness t c (see Fig. 12C) and gold plated 16b on the surface of resin ball 16a as shown in Fig. 12F or Fig. 12 Conductive particles 17 with gold plating 17b on the surface of nickel particles 17a as shown in E, or conductive particles made of silver, silver-palladium or gold itself as shown in Figure 12G 18 or conductive paste or particles made of gold spheres are preferable.
- FIG. 12H the thickness of the passivation film 1 a covering the electrode 2 of the IC chip 1
- Conductive particles 16 smaller than thickness t c (see Fig. 12C) and gold plated 16b on the surface of resin ball 16a as shown in Fig. 12F or Fig. 12 Conductive particles 17 with gold plating 17b on the surface of nickel particles 17a as shown in E,
- the electrode 2 of the IC chip 1 is aligned with the electrode 5 of the circuit board 4 and attached, the electrode 2 of the IC chip 1 and the electrode 2 of the circuit board 4 are attached. 5 is aligned, and the ultrasonic vibration is radiated from the ultrasonic vibration oscillating device connected to the head 8 by the heated bonding head 8 as in the previous embodiment.
- the IC chip 1 is pressed against the circuit board 4 while being applied to the chip 1, and the A1 electrode 2 of the IC chip 1 and the electrode 5 of the circuit board 4 are joined via the metal on the surface of the conductive particles 16 .
- the thermosetting resin sheet 66 interposed between the 1-chip 1 and the circuit board 4 is cured, and as shown in FIG.
- the IC chip 1 and the circuit are cured by the cured resin 66 s. Bond with the substrate 4.
- the surface of the electrode 5 of the circuit board 4 is preferably plated with gold.
- the temperature of the bonding head 8 can be further reduced.
- the ultrasonic wave can break the oxide of the A1 film on the pad of the IC chip 1 to expose new A1.
- a thermosetting adhesive or an anisotropic conductive film 10 can be used instead of the thermosetting resin sheet as in the previous embodiment.
- the seventh embodiment is a mounting method and apparatus for performing leveling simultaneously with joining.
- the bump 3 formed on the electrode 2 of the IC chip 1 shown in FIG. 15A is held in the conductive paste tank 101 while holding the IC chip 1 with the tool 8 as shown in FIG. 15B.
- the conductive paste 100 is attached to the bumps 3 as shown in FIG. 15C. Thereafter, as shown in FIG. 15C, the conductive paste 100 is heated and cured by the built-in heater 8a, so that the thermosetting resin sheet 6 or the thermosetting adhesive 6 is formed in the next step. Easy to penetrate b. That is, the conductive paste 100 functions as a part of the bump 3. Then, the electrode 5 of the circuit board 4 on which the thermosetting resin sheet 6 shown in FIG. 15D is mounted, or the circuit board 4 on which the thermosetting adhesive 6b shown in FIG. The IC chip 1 is pressed against the circuit board 4 so that the bump 3 contacts the electrode 5 as shown in FIG. 15E. As a result, as shown in FIG.
- the bump 3 is electrically connected to the electrode 5 via the conductive base 100, or in some cases, the bump 3 is directly connected to the electrode 5. Electrically connected. In this way, the bumps 3 with uneven leveling can be connected to the electrodes 5 by interposing the conductive base 100. Further, at this time, as in the previous embodiment, when the IC chip 1 is pressed against the circuit board 4 by the heated bonding head 8 and bonded, the warpage of the substrate 4 can be corrected at the same time. Note that, as the conductive paste 100, various pastes as described above can be used.
- thermosetting adhesive can be used instead of the thermosetting resin sheet.
- anisotropic conductive film 10 can be used instead of the thermosetting adhesive.
- the connection resistance between the bump 3 and the electrode 5 can be increased. Is more preferable because it can be further reduced.
- thermosetting resin sheet or thermosetting adhesive without conductive particles is used as a bonding material
- a method of mounting an IC chip at a lower cost than the method shown in Conventional Example 2 should be provided. Can be.
- a dedicated bump forming process must be performed by a semiconductor manufacturer, and bumps can be formed only by a limited number of manufacturers.
- a general-purpose IC chip for wire bonding can be used by a wire bonding apparatus, and the IC chip can be easily obtained.
- bump prepeller for stabilizing the transfer amount of the adhesive in the unstable transfer process such as the transfer of the conductive adhesive is not required, and a repelling device for such a repelling process is not required. It becomes unnecessary.
- the connection resistance depends on the number of conductive particles existing between the bump and the electrode of the circuit board.
- the bumping is performed in an independent leveling step. Is connected to the electrode of the circuit board with a stronger load than conventional examples 1 and 2 without repelling. Therefore, the connection resistance value is stable, independent of the number of intervening particles.
- a resin substrate, a flexible substrate, a multilayer ceramic substrate, or the like can be used, and a more inexpensive and versatile IC chip bonding method can be provided.
- the hole 15 formed in the thermosetting resin sheet 66 is formed at one of the position of the electrode 2 or the bump 3 of the IC chip 1 or the position of the electrode 5 of the circuit board 4. do it. For example, if the number of the electrodes 5 on the circuit board 4 is larger than the number of the electrodes 2 on the IC chip 1, the number required to bond the electrodes 2 on the IC chip 1 and thus the number of the electrodes 2 on the IC chip 1
- the number of holes 15 may be formed in a position and number corresponding to the number of holes.
- thermosetting resin is cured by the heat and the electronic component and the circuit board are joined to electrically connect both electrodes.
- thermosetting resin (6,3
- the electrode (5) of the circuit board (4) is aligned with the bump (3) formed by wire bonding on the electrode (2) of the electronic component (1),
- the electronic component In the bonding, the electronic component is pressed against the circuit board with a pressing force of 20 gf or more per bump while being heated, and while the repellering of the bump and the straightening of the board are performed simultaneously, the electronic component is pressed.
- the thermosetting resin interposed between the substrate and the circuit board is cured by the heat, and the electronic component and the circuit board are joined to electrically connect both electrodes.
- thermosetting resin is a thermosetting resin sheet having an anisotropic conductive film.
- the circuit board (4) should have a shape smaller than the outer dimension (OL) connecting the electrode (2) of the electronic component (1) as the thermosetting resin.
- thermosetting resin sheet interposed between circuit boards
- the bumps 3 are formed on the electrodes 2 on the C chip, and the thermosetting resin 6 having no insulating conductive particles is applied between the circuit board electrodes and the bumps. Align the bumps with the electrodes of the circuit board while interposing them, and press the IC chip against the circuit board with a heated head 8 with a pressing force of 20 gf or more per bump. While correcting the warpage of the IC chip
- the resin interposed between the IC chip and the circuit is cured, and the IC chip and the circuit board are joined.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/331,763 US6981317B1 (en) | 1996-12-27 | 1997-12-26 | Method and device for mounting electronic component on circuit board |
EP97950421A EP0954208A4 (en) | 1996-12-27 | 1997-12-26 | METHOD AND DEVICE FOR FIXING AN ELECTRONIC COMPONENT ON A CIRCUIT BOARD |
JP52985998A JP3150347B2 (ja) | 1996-12-27 | 1997-12-26 | 回路基板への電子部品の実装方法及びその装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8/350738 | 1996-12-27 | ||
JP35073896 | 1996-12-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998030073A1 true WO1998030073A1 (en) | 1998-07-09 |
Family
ID=18412526
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1997/004873 WO1998030073A1 (en) | 1996-12-27 | 1997-12-26 | Method and device for mounting electronic component on circuit board |
Country Status (6)
Country | Link |
---|---|
US (1) | US6981317B1 (ja) |
EP (4) | EP1448033A1 (ja) |
JP (3) | JP3150347B2 (ja) |
KR (1) | KR100384314B1 (ja) |
DE (1) | DE69737375T2 (ja) |
WO (1) | WO1998030073A1 (ja) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000286297A (ja) * | 1999-01-29 | 2000-10-13 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及びその装置 |
JP2000286298A (ja) * | 1999-01-29 | 2000-10-13 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及びその装置 |
EP1087435A1 (en) * | 1999-09-23 | 2001-03-28 | Ming-Tung Shen | Electro-optic device and method for manufacturing the same |
JP2001168130A (ja) * | 1999-12-14 | 2001-06-22 | Dainippon Printing Co Ltd | 転写用配線部材とその製造方法、および配線基板 |
EP1204136A1 (en) * | 1999-07-16 | 2002-05-08 | Matsushita Electric Industrial Co., Ltd. | Package of semiconductor device and method of manufacture thereof |
JP2002313841A (ja) * | 2000-04-14 | 2002-10-25 | Namics Corp | フリップチップ実装方法 |
KR100502222B1 (ko) * | 1999-01-29 | 2005-07-18 | 마츠시타 덴끼 산교 가부시키가이샤 | 전자부품의 실장방법 및 그 장치 |
US7060528B2 (en) * | 2001-09-26 | 2006-06-13 | Matsushita Electric Industrial Co., Ltd. | Method for mounting a semiconductor element to an interposer by compression bonding |
WO2007094167A1 (ja) * | 2006-02-13 | 2007-08-23 | Matsushita Electric Industrial Co., Ltd. | 回路基板および回路基板の製造方法 |
JP2007288228A (ja) * | 1999-01-29 | 2007-11-01 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及びその装置 |
JP2010062589A (ja) * | 1999-01-29 | 2010-03-18 | Panasonic Corp | 電子部品の実装方法 |
JP2013065705A (ja) * | 2011-09-16 | 2013-04-11 | Panasonic Corp | 電子部品の実装方法及び実装システム |
Families Citing this family (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2781924B1 (fr) * | 1998-07-30 | 2002-11-29 | St Microelectronics Sa | Procede de montage de circuits integres |
EP2028915A1 (en) * | 1999-08-12 | 2009-02-25 | Ibiden Co., Ltd. | Multilayer printed wiring board, solder resist composition, method for manufacturing multilayer printed wiring board, and semiconductor device |
JP3451373B2 (ja) * | 1999-11-24 | 2003-09-29 | オムロン株式会社 | 電磁波読み取り可能なデータキャリアの製造方法 |
DE10002182A1 (de) * | 2000-01-19 | 2001-08-09 | Fraunhofer Ges Forschung | Vorrichtung zur elektrischen und mechanischen Fügung von flächigen Anschlussstrukturen |
JP2001298052A (ja) * | 2000-02-09 | 2001-10-26 | Interuniv Micro Electronica Centrum Vzw | 接着剤を用いた半導体素子のフリップチップアセンブリ方法 |
EP1223612A4 (en) * | 2000-05-12 | 2005-06-29 | Matsushita Electric Ind Co Ltd | PCB FOR SEMICONDUCTOR COMPONENTS, THEIR MANUFACTURING METHOD AND MANUFACTURING OF THE FITTING PLANT FOR THE PCB |
CN1434980A (zh) * | 2000-06-14 | 2003-08-06 | 积水化学工业株式会社 | 微粒子配置薄膜、导电连接薄膜、导电连接构造体以及微粒子的配置方法 |
JP2002110715A (ja) * | 2000-10-04 | 2002-04-12 | Sony Corp | 半導体装置の製造方法 |
KR100373186B1 (ko) * | 2000-12-29 | 2003-02-25 | 엘지이노텍 주식회사 | 표면탄성파 소자 및 그 제조방법 |
DE10103456C1 (de) * | 2001-01-25 | 2002-08-29 | Infineon Technologies Ag | Vorrichtung mit mindestens einem Halbleiterbauteil und einer Leiterplatte und Verfahren zur Herstellung einer elektromechanischen Verbindung zwischen beiden |
JP4753329B2 (ja) * | 2001-02-14 | 2011-08-24 | 日東電工株式会社 | 熱硬化性樹脂組成物および半導体装置 |
JP2002270642A (ja) * | 2001-03-12 | 2002-09-20 | Sony Corp | 半導体装置の製造方法 |
JP4417596B2 (ja) * | 2001-09-19 | 2010-02-17 | 富士通株式会社 | 電子部品の実装方法 |
JP2003179099A (ja) * | 2001-12-12 | 2003-06-27 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2003243448A (ja) | 2002-02-18 | 2003-08-29 | Seiko Epson Corp | 半導体装置及びその製造方法並びに電子機器 |
KR100499134B1 (ko) * | 2002-10-28 | 2005-07-04 | 삼성전자주식회사 | 압축 접합 방법 |
JP4489411B2 (ja) * | 2003-01-23 | 2010-06-23 | 新光電気工業株式会社 | 電子部品実装構造の製造方法 |
US6815836B2 (en) * | 2003-03-24 | 2004-11-09 | Texas Instruments Incorporated | Wire bonding for thin semiconductor package |
US20050014313A1 (en) * | 2003-03-26 | 2005-01-20 | Workman Derek B. | Underfill method |
US8518304B1 (en) | 2003-03-31 | 2013-08-27 | The Research Foundation Of State University Of New York | Nano-structure enhancements for anisotropic conductive material and thermal interposers |
KR100865060B1 (ko) * | 2003-04-18 | 2008-10-23 | 이비덴 가부시키가이샤 | 플렉스 리지드 배선판 |
FI20030833A0 (fi) * | 2003-06-04 | 2003-06-04 | Rafsec Oy | Älytarra ja menetelmä älytarran valmistamiseksi |
JP3804649B2 (ja) * | 2003-09-19 | 2006-08-02 | 株式会社村田製作所 | 電子回路装置の製造方法および電子回路装置 |
JP4696450B2 (ja) * | 2004-01-21 | 2011-06-08 | パナソニック株式会社 | スクリーン印刷装置 |
WO2005081602A1 (ja) * | 2004-02-24 | 2005-09-01 | Matsushita Electric Industrial Co., Ltd. | 電子部品実装方法とそれに用いる回路基板及び回路基板ユニット |
JP4536430B2 (ja) * | 2004-06-10 | 2010-09-01 | イビデン株式会社 | フレックスリジッド配線板 |
FR2875995B1 (fr) * | 2004-09-24 | 2014-10-24 | Oberthur Card Syst Sa | Procede de montage d'un composant electronique sur un support, de preference mou, et entite electronique ainsi obtenue, telle q'un passeport |
JP2006206833A (ja) * | 2005-01-31 | 2006-08-10 | Toshiba Matsushita Display Technology Co Ltd | 異方導電性接着剤及びこれを用いた接続構造、接続方法 |
JP4558539B2 (ja) * | 2005-03-09 | 2010-10-06 | 日立協和エンジニアリング株式会社 | 電子回路用基板、電子回路、電子回路用基板の製造方法および電子回路の製造方法 |
JP4733441B2 (ja) * | 2005-06-27 | 2011-07-27 | アスリートFa株式会社 | 電子部品の接合装置 |
CN100414404C (zh) * | 2005-09-06 | 2008-08-27 | 群康科技(深圳)有限公司 | 电路元件连接结构及液晶显示面板 |
US20070054512A1 (en) * | 2005-09-08 | 2007-03-08 | International Business Machines Corporation | Topography compensating land grid array interposer |
JP4509043B2 (ja) * | 2006-02-14 | 2010-07-21 | 株式会社新川 | スタッドバンプの形成方法 |
JP4844168B2 (ja) * | 2006-02-28 | 2011-12-28 | パナソニック株式会社 | 部品接合方法および部品積層方法 |
DE102006036728B4 (de) * | 2006-08-05 | 2017-01-19 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zur elektrischen Kontaktierung mikroelektronischer Bauelemente auf einer Leiterplatte |
DE112007002115T5 (de) | 2006-09-11 | 2009-07-23 | Panasonic Corporation | Vorrichtung zum Aufsetzen elektronischer Bauteile und Verfahren zum Montieren elektronischer Bauteile |
JP2008192984A (ja) * | 2007-02-07 | 2008-08-21 | Elpida Memory Inc | 半導体装置及びその製造方法 |
DE102007010731A1 (de) * | 2007-02-26 | 2008-08-28 | Würth Elektronik GmbH & Co. KG | Verfahren zum Einbetten von Chips und Leiterplatte |
US7851342B2 (en) * | 2007-03-30 | 2010-12-14 | Intel Corporation | In-situ formation of conductive filling material in through-silicon via |
US20090014852A1 (en) * | 2007-07-11 | 2009-01-15 | Hsin-Hui Lee | Flip-Chip Packaging with Stud Bumps |
CN101940075A (zh) * | 2008-04-03 | 2011-01-05 | 夏普株式会社 | 配线基板和使用了该配线基板的半导体装置 |
CN102027584B (zh) * | 2008-05-16 | 2013-03-27 | 住友电木株式会社 | 半导体组件的制造方法和半导体组件 |
KR101022921B1 (ko) | 2008-11-25 | 2011-03-16 | 삼성전기주식회사 | 전자소자 내장 인쇄회로기판의 제조방법 |
WO2010109718A1 (ja) * | 2009-03-26 | 2010-09-30 | シャープ株式会社 | チップ部品実装構造、チップ部品実装方法および液晶表示装置 |
FR2943849B1 (fr) * | 2009-03-31 | 2011-08-26 | St Microelectronics Grenoble 2 | Procede de realisation de boitiers semi-conducteurs et boitier semi-conducteur |
US8371497B2 (en) * | 2009-06-11 | 2013-02-12 | Qualcomm Incorporated | Method for manufacturing tight pitch, flip chip integrated circuit packages |
KR101208028B1 (ko) | 2009-06-22 | 2012-12-04 | 한국전자통신연구원 | 반도체 패키지의 제조 방법 및 이에 의해 제조된 반도체 패키지 |
JP5533199B2 (ja) * | 2010-04-28 | 2014-06-25 | ソニー株式会社 | 素子の基板実装方法、および、その基板実装構造 |
US9105552B2 (en) * | 2011-10-31 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of packaging semiconductor dies |
JP5965185B2 (ja) * | 2012-03-30 | 2016-08-03 | デクセリアルズ株式会社 | 回路接続材料、及びこれを用いた半導体装置の製造方法 |
US8932909B2 (en) | 2012-11-14 | 2015-01-13 | International Business Machines Corporation | Thermocompression for semiconductor chip assembly |
JP5714631B2 (ja) * | 2013-03-26 | 2015-05-07 | 富士フイルム株式会社 | 異方導電性シート及び導通接続方法 |
US9997491B2 (en) | 2013-07-08 | 2018-06-12 | Sony Corporation | Method of determining curing conditions, method of producing circuit device, and circuit device |
CN104869754B (zh) * | 2014-02-25 | 2018-06-26 | 财团法人工业技术研究院 | 嵌有导线的软性基板及其制造方法 |
WO2016012409A2 (en) * | 2014-07-20 | 2016-01-28 | X-Celeprint Limited | Apparatus and methods for micro-transfer printing |
JP2016058026A (ja) * | 2014-09-12 | 2016-04-21 | 大日本印刷株式会社 | 非接触及び接触共用モジュール、非接触及び接触共用icカード |
CN106797105B (zh) * | 2014-12-26 | 2019-10-01 | 松下知识产权经营株式会社 | 半导体装置 |
CN105895539B (zh) * | 2016-06-08 | 2018-08-10 | 华进半导体封装先导技术研发中心有限公司 | 芯片倒装封装中间结构和倒装封装结构及倒装封装方法 |
KR102656068B1 (ko) * | 2016-10-28 | 2024-04-12 | 삼성디스플레이 주식회사 | 압착 장치 및 이의 압착 방법 |
US10923365B2 (en) * | 2018-10-28 | 2021-02-16 | Richwave Technology Corp. | Connection structure and method for forming the same |
CN111009475B (zh) * | 2019-11-22 | 2021-08-27 | 青岛歌尔智能传感器有限公司 | 光学模组的封装结构及其封装方法 |
CN112242385B (zh) * | 2020-10-28 | 2022-08-23 | 长春希龙显示技术有限公司 | 基于玻璃基板的Mirco-LED无源驱动显示单元 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60262430A (ja) * | 1984-06-08 | 1985-12-25 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JPH02155257A (ja) * | 1988-12-07 | 1990-06-14 | Matsushita Electric Ind Co Ltd | 半導体実装装置 |
JPH04169001A (ja) * | 1990-11-01 | 1992-06-17 | Matsushita Electric Ind Co Ltd | 導電性ペーストと半導体装置の実装方法 |
JPH04363811A (ja) * | 1991-06-07 | 1992-12-16 | Nitto Denko Corp | 異方導電性接着フィルムを用いた実装構造 |
JPH0529392A (ja) * | 1991-07-24 | 1993-02-05 | Fujitsu Ltd | バンプを有するベアチツプの実装方法 |
JPH0837208A (ja) * | 1994-07-25 | 1996-02-06 | Toshiba Corp | 半導体素子の実装方法およびその装置 |
JPH0997816A (ja) * | 1995-07-27 | 1997-04-08 | Nec Corp | 半導体装置の実装方法および実装構造 |
Family Cites Families (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3777220A (en) * | 1972-06-30 | 1973-12-04 | Ibm | Circuit panel and method of construction |
US3811186A (en) * | 1972-12-11 | 1974-05-21 | Ibm | Method of aligning and attaching circuit devices on a substrate |
US3909680A (en) * | 1973-02-16 | 1975-09-30 | Matsushita Electric Ind Co Ltd | Printed circuit board with silver migration prevention |
CA1014838A (en) * | 1973-02-21 | 1977-08-02 | Takahiro Nakayama | Flexible metal-clad laminates and method for manufacturing the same |
US4731282A (en) * | 1983-10-14 | 1988-03-15 | Hitachi Chemical Co., Ltd. | Anisotropic-electroconductive adhesive film |
IT1177870B (it) * | 1984-07-04 | 1987-08-26 | Texas Instr Semiconduttori Ita | Procedimento per il montaggio di componenti,quali m.o.s. e simili,su pannelli di circuiti stampati mediante aggraffatura e pannelli e componenti per l'esecuzione di tale procedimento |
JPS6143438A (ja) * | 1984-08-08 | 1986-03-03 | Hitachi Ltd | 半導体装置 |
JPS626652A (ja) | 1985-07-01 | 1987-01-13 | Nippon Shiyotsuken Kk | 液体調味料の製造方法 |
JPS62136865A (ja) | 1985-12-11 | 1987-06-19 | Hitachi Ltd | モジユ−ル実装構造 |
JPS62188184A (ja) | 1986-02-14 | 1987-08-17 | 日立化成工業株式会社 | 異方導電性を有する回路接続用接着剤組成物および接着フイルム並びにこれらを用いた回路の接続方法 |
US4740657A (en) * | 1986-02-14 | 1988-04-26 | Hitachi, Chemical Company, Ltd | Anisotropic-electroconductive adhesive composition, method for connecting circuits using the same, and connected circuit structure thus obtained |
JPH0815167B2 (ja) * | 1986-03-26 | 1996-02-14 | 株式会社日立製作所 | 半導体装置 |
US4811081A (en) * | 1987-03-23 | 1989-03-07 | Motorola, Inc. | Semiconductor die bonding with conductive adhesive |
JPH063820B2 (ja) * | 1988-07-25 | 1994-01-12 | 松下電器産業株式会社 | 半導体装置の実装方法 |
US5014111A (en) * | 1987-12-08 | 1991-05-07 | Matsushita Electric Industrial Co., Ltd. | Electrical contact bump and a package provided with the same |
JP2596960B2 (ja) * | 1988-03-07 | 1997-04-02 | シャープ株式会社 | 接続構造 |
JPH0818430B2 (ja) * | 1988-07-08 | 1996-02-28 | 日本ボールドウィン株式会社 | 印刷機のシリンダ洗浄装置 |
JPH0254932A (ja) * | 1988-08-20 | 1990-02-23 | Fujitsu Ltd | はんだバンプの形成方法 |
US5001542A (en) * | 1988-12-05 | 1991-03-19 | Hitachi Chemical Company | Composition for circuit connection, method for connection using the same, and connected structure of semiconductor chips |
JP2833111B2 (ja) * | 1989-03-09 | 1998-12-09 | 日立化成工業株式会社 | 回路の接続方法及びそれに用いる接着剤フィルム |
US5071787A (en) * | 1989-03-14 | 1991-12-10 | Kabushiki Kaisha Toshiba | Semiconductor device utilizing a face-down bonding and a method for manufacturing the same |
US5040069A (en) * | 1989-06-16 | 1991-08-13 | Fuji Photo Optical Co., Ltd. | Electronic endoscope with a mask bump bonded to an image pick-up device |
US4967950A (en) * | 1989-10-31 | 1990-11-06 | International Business Machines Corporation | Soldering method |
US5086558A (en) * | 1990-09-13 | 1992-02-11 | International Business Machines Corporation | Direct attachment of semiconductor chips to a substrate with a substrate with a thermoplastic interposer |
US5128746A (en) | 1990-09-27 | 1992-07-07 | Motorola, Inc. | Adhesive and encapsulant material with fluxing properties |
JP2940269B2 (ja) * | 1990-12-26 | 1999-08-25 | 日本電気株式会社 | 集積回路素子の接続方法 |
JPH04348540A (ja) * | 1991-05-27 | 1992-12-03 | Sony Corp | フリップチップボンダー |
JP2890890B2 (ja) | 1991-05-30 | 1999-05-17 | 日立化成工業株式会社 | 接続部材の製造方法 |
JP2762813B2 (ja) | 1992-01-30 | 1998-06-04 | 日立化成工業株式会社 | 半導体チップの接続方法 |
JPH0637144A (ja) | 1992-07-17 | 1994-02-10 | Matsushita Electric Ind Co Ltd | 電極の接続方法 |
JPH0666355A (ja) | 1992-08-20 | 1994-03-08 | Mitsubishi Motors Corp | 自動車のエンジンとトルクコンバータとの結合構造 |
US5859470A (en) * | 1992-11-12 | 1999-01-12 | International Business Machines Corporation | Interconnection of a carrier substrate and a semiconductor device |
US5303862A (en) * | 1992-12-31 | 1994-04-19 | International Business Machines Corporation | Single step electrical/mechanical connection process for connecting I/O pins and creating multilayer structures |
JPH06240217A (ja) | 1993-02-16 | 1994-08-30 | Shin Etsu Polymer Co Ltd | 異方導電接着剤の製造方法 |
JP2795788B2 (ja) * | 1993-02-18 | 1998-09-10 | シャープ株式会社 | 半導体チップの実装方法 |
JPH06299373A (ja) * | 1993-04-12 | 1994-10-25 | Seiko Instr Inc | 部材の加工方法 |
US5485949A (en) * | 1993-04-30 | 1996-01-23 | Matsushita Electric Industrial Co., Ltd. | Capillary for a wire bonding apparatus and a method for forming an electric connection bump using the capillary |
US5386624A (en) * | 1993-07-06 | 1995-02-07 | Motorola, Inc. | Method for underencapsulating components on circuit supporting substrates |
EP0645805B1 (en) * | 1993-09-29 | 2000-11-29 | Matsushita Electric Industrial Co., Ltd. | Method for mounting a semiconductor device on a circuit board, and a circuit board with a semiconductor device mounted thereon |
US5508561A (en) * | 1993-11-15 | 1996-04-16 | Nec Corporation | Apparatus for forming a double-bump structure used for flip-chip mounting |
US5435482A (en) * | 1994-02-04 | 1995-07-25 | Lsi Logic Corporation | Integrated circuit having a coplanar solder ball contact array |
JPH07318962A (ja) * | 1994-03-30 | 1995-12-08 | Seiko Instr Inc | 電気装置の電極基板、電極形成方法及び実装方法 |
JP3255796B2 (ja) | 1994-05-26 | 2002-02-12 | 松下電器産業株式会社 | 半導体装置の実装方法 |
US5578874A (en) * | 1994-06-14 | 1996-11-26 | Hughes Aircraft Company | Hermetically self-sealing flip chip |
JP2925946B2 (ja) | 1994-09-19 | 1999-07-28 | 沖電気工業株式会社 | 異方導電性フィルムを用いた半導体装置の実装方法及びそのための装置 |
WO1996009647A1 (de) * | 1994-09-23 | 1996-03-28 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zum kontaktieren eines elektronischen bauelementes auf einem substrat |
JP2616471B2 (ja) * | 1994-12-02 | 1997-06-04 | 日本電気株式会社 | 半導体素子の実装方法 |
JP3480754B2 (ja) * | 1994-12-28 | 2003-12-22 | 住友ベークライト株式会社 | 異方導電フィルムの製造方法 |
JP3209875B2 (ja) * | 1995-03-23 | 2001-09-17 | 株式会社日立製作所 | 基板の製造方法及び基板 |
US5874780A (en) * | 1995-07-27 | 1999-02-23 | Nec Corporation | Method of mounting a semiconductor device to a substrate and a mounted structure |
US5749997A (en) * | 1995-12-27 | 1998-05-12 | Industrial Technology Research Institute | Composite bump tape automated bonding method and bonded structure |
US5704116A (en) * | 1996-05-03 | 1998-01-06 | Motorola, Inc. | Method of holding a component using an anhydride fluxing agent |
US6022761A (en) * | 1996-05-28 | 2000-02-08 | Motorola, Inc. | Method for coupling substrates and structure |
JP2830852B2 (ja) * | 1996-08-08 | 1998-12-02 | 松下電器産業株式会社 | 電子部品実装方法 |
US5796590A (en) * | 1996-11-05 | 1998-08-18 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US5848466A (en) * | 1996-11-19 | 1998-12-15 | Motorola, Inc. | Method for forming a microelectronic assembly |
US6082610A (en) * | 1997-06-23 | 2000-07-04 | Ford Motor Company | Method of forming interconnections on electronic modules |
JP2997231B2 (ja) * | 1997-09-12 | 2000-01-11 | 富士通株式会社 | マルチ半導体ベアチップ実装モジュールの製造方法 |
US6326241B1 (en) * | 1997-12-29 | 2001-12-04 | Visteon Global Technologies, Inc. | Solderless flip-chip assembly and method and material for same |
US5953814A (en) * | 1998-02-27 | 1999-09-21 | Delco Electronics Corp. | Process for producing flip chip circuit board assembly exhibiting enhanced reliability |
-
1997
- 1997-12-26 EP EP04011178A patent/EP1448033A1/en not_active Ceased
- 1997-12-26 EP EP97950421A patent/EP0954208A4/en not_active Ceased
- 1997-12-26 US US09/331,763 patent/US6981317B1/en not_active Expired - Fee Related
- 1997-12-26 EP EP04011180A patent/EP1448034A1/en not_active Ceased
- 1997-12-26 WO PCT/JP1997/004873 patent/WO1998030073A1/ja active IP Right Grant
- 1997-12-26 KR KR10-1999-7005885A patent/KR100384314B1/ko not_active Expired - Fee Related
- 1997-12-26 JP JP52985998A patent/JP3150347B2/ja not_active Expired - Lifetime
- 1997-12-26 DE DE69737375T patent/DE69737375T2/de not_active Expired - Lifetime
- 1997-12-26 EP EP04011179A patent/EP1445995B1/en not_active Expired - Lifetime
-
2000
- 2000-05-26 JP JP2000156304A patent/JP3880775B2/ja not_active Expired - Fee Related
- 2000-05-26 JP JP2000156287A patent/JP3927759B2/ja not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60262430A (ja) * | 1984-06-08 | 1985-12-25 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JPH02155257A (ja) * | 1988-12-07 | 1990-06-14 | Matsushita Electric Ind Co Ltd | 半導体実装装置 |
JPH04169001A (ja) * | 1990-11-01 | 1992-06-17 | Matsushita Electric Ind Co Ltd | 導電性ペーストと半導体装置の実装方法 |
JPH04363811A (ja) * | 1991-06-07 | 1992-12-16 | Nitto Denko Corp | 異方導電性接着フィルムを用いた実装構造 |
JPH0529392A (ja) * | 1991-07-24 | 1993-02-05 | Fujitsu Ltd | バンプを有するベアチツプの実装方法 |
JPH0837208A (ja) * | 1994-07-25 | 1996-02-06 | Toshiba Corp | 半導体素子の実装方法およびその装置 |
JPH0997816A (ja) * | 1995-07-27 | 1997-04-08 | Nec Corp | 半導体装置の実装方法および実装構造 |
Non-Patent Citations (1)
Title |
---|
See also references of EP0954208A4 * |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6926796B1 (en) | 1999-01-29 | 2005-08-09 | Matsushita Electric Industrial Co., Ltd. | Electronic parts mounting method and device therefor |
JP2000286298A (ja) * | 1999-01-29 | 2000-10-13 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及びその装置 |
US8007627B2 (en) | 1999-01-29 | 2011-08-30 | Panasonic Corporation | Electronic component mounting method and apparatus |
US7683482B2 (en) | 1999-01-29 | 2010-03-23 | Panasonic Corporation | Electronic component unit |
JP2010062589A (ja) * | 1999-01-29 | 2010-03-18 | Panasonic Corp | 電子部品の実装方法 |
JP2007288228A (ja) * | 1999-01-29 | 2007-11-01 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及びその装置 |
JP2000286297A (ja) * | 1999-01-29 | 2000-10-13 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及びその装置 |
KR100502222B1 (ko) * | 1999-01-29 | 2005-07-18 | 마츠시타 덴끼 산교 가부시키가이샤 | 전자부품의 실장방법 및 그 장치 |
US7090482B2 (en) | 1999-07-16 | 2006-08-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device package manufacturing method and semiconductor device package manufactured by the method |
EP1204136A1 (en) * | 1999-07-16 | 2002-05-08 | Matsushita Electric Industrial Co., Ltd. | Package of semiconductor device and method of manufacture thereof |
EP1204136A4 (en) * | 1999-07-16 | 2004-10-13 | Matsushita Electric Ind Co Ltd | Package of semiconductor device and method of manufacture thereof |
EP1087435A1 (en) * | 1999-09-23 | 2001-03-28 | Ming-Tung Shen | Electro-optic device and method for manufacturing the same |
JP4489221B2 (ja) * | 1999-12-14 | 2010-06-23 | 大日本印刷株式会社 | 転写用配線部材およびその製造方法 |
JP2001168130A (ja) * | 1999-12-14 | 2001-06-22 | Dainippon Printing Co Ltd | 転写用配線部材とその製造方法、および配線基板 |
JP2002313841A (ja) * | 2000-04-14 | 2002-10-25 | Namics Corp | フリップチップ実装方法 |
US7060528B2 (en) * | 2001-09-26 | 2006-06-13 | Matsushita Electric Industrial Co., Ltd. | Method for mounting a semiconductor element to an interposer by compression bonding |
JPWO2007094167A1 (ja) * | 2006-02-13 | 2009-07-02 | パナソニック株式会社 | 回路基板および回路基板の製造方法 |
WO2007094167A1 (ja) * | 2006-02-13 | 2007-08-23 | Matsushita Electric Industrial Co., Ltd. | 回路基板および回路基板の製造方法 |
JP5029597B2 (ja) * | 2006-02-13 | 2012-09-19 | パナソニック株式会社 | カード型記録媒体およびカード型記録媒体の製造方法 |
US8291582B2 (en) | 2006-02-13 | 2012-10-23 | Panasonic Corporation | Circuit board and process for producing the same |
US8866021B2 (en) | 2006-02-13 | 2014-10-21 | Panasonic Corporation | Circuit board and process for producing the same |
JP2013065705A (ja) * | 2011-09-16 | 2013-04-11 | Panasonic Corp | 電子部品の実装方法及び実装システム |
Also Published As
Publication number | Publication date |
---|---|
EP0954208A4 (en) | 2002-09-11 |
DE69737375T2 (de) | 2007-11-29 |
EP0954208A1 (en) | 1999-11-03 |
JP2001024034A (ja) | 2001-01-26 |
EP1445995B1 (en) | 2007-02-14 |
JP3150347B2 (ja) | 2001-03-26 |
EP1448033A1 (en) | 2004-08-18 |
DE69737375D1 (de) | 2007-03-29 |
US6981317B1 (en) | 2006-01-03 |
KR100384314B1 (ko) | 2003-05-16 |
EP1445995A1 (en) | 2004-08-11 |
EP1448034A1 (en) | 2004-08-18 |
JP3927759B2 (ja) | 2007-06-13 |
JP3880775B2 (ja) | 2007-02-14 |
KR20000062375A (ko) | 2000-10-25 |
JP2001007159A (ja) | 2001-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1998030073A1 (en) | Method and device for mounting electronic component on circuit board | |
JP3625646B2 (ja) | フリップチップ実装方法 | |
KR100382759B1 (ko) | 이방성 도전 접착제를 이용한 반도체 장치의 실장 방법 | |
KR100502222B1 (ko) | 전자부품의 실장방법 및 그 장치 | |
US6221691B1 (en) | Method and system for attaching semiconductor dice to substrates | |
KR100563890B1 (ko) | 전기적 접속 장치 및 전기적 접속 방법 | |
JP4097378B2 (ja) | 電子部品の実装方法及びその装置 | |
KR100701133B1 (ko) | 전기적 접속 장치 및 전기적 접속 방법 | |
JP4097379B2 (ja) | 電子部品の実装方法及びその装置 | |
JP2001326879A (ja) | ディスプレイドライバモジュールおよびその製造方法 | |
JP5552423B2 (ja) | 実装構造体 | |
JP3923248B2 (ja) | 回路基板への電子部品の実装方法及び回路基板 | |
JP4977194B2 (ja) | 電子部品の実装方法 | |
JP5608504B2 (ja) | 接続方法及び接続構造体 | |
JP2010153670A (ja) | フリップチップ実装方法と半導体装置 | |
JP3594120B2 (ja) | 半導体装置の製造方法及びボンディング用加圧治具 | |
JP4459258B2 (ja) | 電子部品の実装方法 | |
JPH11135561A (ja) | 異方性導電接着フィルム、その製造方法、フリップチップ実装方法、およびフリップチップ実装基板 | |
JP2823667B2 (ja) | 半導体素子の実装方法 | |
JP2000174066A (ja) | 半導体装置の実装方法 | |
JP3706519B2 (ja) | 半導体装置の実装方法 | |
KR100653075B1 (ko) | 플립칩 혼재실장 회로기판의 제조방법 | |
JP2000323620A (ja) | 半導体搭載用基板とその製造方法及び半導体チップの実装方法 | |
JP2003229650A (ja) | 電子部品とその製造方法 | |
JPH07318960A (ja) | 電気接続方法、電気接続構造、それを用いた液晶装置および電子印字装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR SG US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1997950421 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09331763 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019997005885 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1997950421 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019997005885 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019997005885 Country of ref document: KR |