Anandakumar et al., 2020 - Google Patents

Efficient and lightweight FPGA-based hybrid PUFs with improved performance

Anandakumar et al., 2020

Document ID: 3060997613567811381
Author: Anandakumar N; Hashmi M; Sanadhya S
Publication year: 2020
Publication venue: Microprocessors and Microsystems

External Links

Cited by

Snippet

Abstract In recent years, Physically Unclonable Functions (PUFs) have emerged as a promising technique for hardware based security primitives because of its inherent uniqueness and low cost. In this paper, we present an area efficient hybrid PUF design on …

Continue reading at www.sciencedirect.com (other versions)

238000000034 method 0 abstract description 10

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
- H04L9/0869—Generation of secret information including derivation or calculation of cryptographic keys or passwords involving random numbers or seeds
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
- H04L9/0866—Generation of secret information including derivation or calculation of cryptographic keys or passwords involving user or device identifiers, e.g. serial number, physical or biometrical information, DNA, hand-signature or measurable physical characteristics
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/30—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/08—Randomization, e.g. dummy operations or using noise

Similar Documents

Publication	Publication Date	Title
Basu et al.	2019	Nist post-quantum cryptography-a hardware evaluation study
Anandakumar et al.	2020	Efficient and lightweight FPGA-based hybrid PUFs with improved performance
Zalivaka et al.	2018	Reliable and modeling attack resistant authentication of arbiter PUF in FPGA implementation with trinary quadruple response
Hemavathy et al.	2023	Arbiter PUF—A review of design, composition, and security aspects
Ma et al.	2018	A machine learning attack resistant multi-PUF design on FPGA
Zalivaka et al.	2016	Multi-valued arbiters for quality enhancement of PUF responses on FPGA implementation
Liu et al.	2022	A weak PUF-assisted strong PUF with inherent immunity to modeling attacks and ultra-low BER
Chatterjee et al.	2016	Theory and application of delay constraints in arbiter PUF
Yao et al.	2022	M-RO PUF: a portable pure digital RO PUF based on MUX Unit
Habib et al.	2017	Implementation of efficient SR-Latch PUF on FPGA and SoC devices
Pundir et al.	2017	Novel technique to improve strength of weak arbiter PUF
Mispan et al.	2017	Lightweight obfuscation techniques for modeling attacks resistant PUFs
Xu et al.	2023	Transfer-path-based hardware-reuse strong PUF achieving modeling attack resilience with200 million training CRPs
Kareem et al.	2024	A novel low hardware configurable ring oscillator (CRO) PUF for lightweight security applications
Alamro et al.	2021	Machine learning attack on a multiplexer PUF variant using silicon data: A case study on rMPUFs
Kamadi et al.	2022	Implementation of TRNG with SHA-3 for hardware security
Wang et al.	2024	A high-reliability, Non-CRP-Discard arbiter PUF based on delay difference quantization
Atani	2011	On design of PUF-based random number generators
Halak et al.	2015	Area efficient configurable physical unclonable functions for FPGAs identification
Yang	2018	True random number generators for FPGAs
Caforio et al.	2021	Perfect trees: designing energy-optimal symmetric encryption primitives
Rahman et al.	2023	Design and security-mitigation of custom and configurable hardware cryptosystems
Sayadi et al.	2023	Switchable chain configurable ro puf for enhancing hardware security of IoT devices
Mazumdar et al.	2016	A compact implementation of Salsa20 and its power analysis vulnerabilities
Bian et al.	2025	A chaotic strong transition effect ring oscillator PUF with effective immunity to modeling attacks