Wang et al., 2024 - Google Patents
A high-reliability, Non-CRP-Discard arbiter PUF based on delay difference quantizationWang et al., 2024
View PDF- Document ID
- 9987012700357191243
- Author
- Wang Y
- Zhang G
- Mei X
- Gu C
- Publication year
- Publication venue
- IEEE Transactions on Circuits and Systems I: Regular Papers
External Links
Snippet
As a lightweight hardware security primitive, physical unclonable functions (PUFs) can provide reliable identity authentication for the Internet of Things (IoT) devices with limited resources. Arbiter PUF (APUF) is one of the most well-known PUF circuits. However, its …
- 238000013139 quantization 0 title abstract description 11
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
- H03K5/1534—Transition or edge detectors
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/007—Fail-safe circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00323—Delay compensation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hemavathy et al. | Arbiter PUF—A review of design, composition, and security aspects | |
| Zalivaka et al. | Reliable and modeling attack resistant authentication of arbiter PUF in FPGA implementation with trinary quadruple response | |
| Gu et al. | A modeling attack resistant deception technique for securing lightweight-PUF-based authentication | |
| Zhang et al. | Set-based obfuscation for strong PUFs against machine learning attacks | |
| He et al. | A highly reliable arbiter PUF with improved uniqueness in FPGA implementation using bit-self-test | |
| Gao et al. | PUF-FSM: a controlled strong PUF | |
| Roel | Physically unclonable functions: Constructions, properties and applications | |
| CN103188075B (en) | A kind of method of key and real random number generator and generation key and true random number | |
| Shah et al. | Introducing recurrence in strong PUFs for enhanced machine learning attack resistance | |
| Nassar et al. | CaPUF: Cascaded PUF structure for machine learning resiliency | |
| Wang et al. | A high-reliability, Non-CRP-Discard arbiter PUF based on delay difference quantization | |
| Wang et al. | NoPUF: A novel PUF design framework toward modeling attack resistant PUFs | |
| Anandakumar et al. | Efficient and lightweight FPGA-based hybrid PUFs with improved performance | |
| Zalivaka et al. | FPGA implementation of modeling attack resistant arbiter PUF with enhanced reliability | |
| Plusquellic et al. | Privacy-preserving authentication protocols for IoT devices using the SiRF PUF | |
| Singh et al. | Pa-puf: A novel priority arbiter puf | |
| Kurra et al. | A secure arbiter physical unclonable functions (PUFs) for device authentication and identification | |
| Mispan et al. | Lightweight obfuscation techniques for modeling attacks resistant PUFs | |
| Delvaux et al. | Upper bounds on the min-entropy of RO sum, arbiter, feed-forward arbiter, and S-ArbRO PUFs | |
| Noor et al. | Defense mechanisms against machine learning modeling attacks on strong physical unclonable functions for iot authentication: a review | |
| Bian et al. | A chaotic strong transition effect ring oscillator PUF with effective immunity to modeling attacks | |
| Ramesh et al. | Peer pressure on identity: On requirements for disambiguating PUFs in noisy environment | |
| Habib et al. | A comprehensive set of schemes for PUF response generation | |
| Gebali | New configurable galois/inverter ring oscillator (giro) physically unclonable functions: design, analysis and authentication algorithms | |
| Surita et al. | CRPUF: A modeling-resistant delay PUF based on cylindrical reconvergence |