Wang et al., 2017 - Google Patents
A specific data transfer controller for multiple crypto IPs in a security processorWang et al., 2017
- Document ID
- 9776618719255499038
- Author
- Wang D
- Wu L
- Wu X
- Li X
- Zhang X
- Fu Y
- He Q
- Publication year
- Publication venue
- 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)
External Links
Snippet
In a complex security SoC, multiple crypto IP cores are used in real-time, which brings a lot of interruptions to CPU by regular solutions. In this regard, a specific data transfer controller (SDTC) is proposed in this work, which can process encryption and decryption tasks with …
- 238000000034 method 0 abstract description 5
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
- H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
- H04L63/0485—Networking architectures for enhanced packet encryption processing, e.g. offloading of IPsec packet processing or efficient security association look-up
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0637—Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
- H04L9/0869—Generation of secret information including derivation or calculation of cryptographic keys or passwords involving random numbers or seeds
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/28—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication using particular encryption algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8671254B2 (en) | Processes, circuits, devices, and systems for concurrent dual memory access in encryption and decryption | |
| US10204532B2 (en) | Multiple input cryptographic engine | |
| CN112417522B (en) | A data processing method, a security chip device and an embedded system | |
| US20100246828A1 (en) | Method and system of parallelized data decryption and key generation | |
| CN104021104B (en) | A kind of cooperative system and its communication means based on dual-bus structure | |
| Anwar et al. | FPGA implementation of AES-based crypto processor | |
| EP3803672A1 (en) | Memory-efficient hardware cryptographic engine | |
| WO2020118583A1 (en) | Data processing method, circuit, terminal device storage medium | |
| Guan et al. | Implementation of SM4 on FPGA: Trade-off analysis between area and speed | |
| Homsirikamol et al. | A universal hardware API for authenticated ciphers | |
| CN202711262U (en) | Two-in-one chip with electronic signature and high speed flow encryption | |
| CN103077362B (en) | There is the GPIO IP kernel of security mechanism | |
| Wang et al. | A specific data transfer controller for multiple crypto IPs in a security processor | |
| Tran et al. | Hardware implementation of high throughput RC4 algorithm | |
| CN107979608A (en) | The data encrypting and deciphering Transmission system and transmission method that a kind of interface can configure | |
| Nguyen et al. | A Lightweight AEAD encryption core to secure IoT applications | |
| Nannipieri et al. | CRFlex: a flexible and configurable cryptographic hardware accelerator for AES block cipher modes | |
| US9008313B1 (en) | System and method for generating random key stream cipher texts | |
| US9264229B1 (en) | System and method for generating random key stream cipher texts | |
| CN103517269B (en) | Data encryption/decryption method and system | |
| Yuan et al. | An Easy‐to‐Integrate IP Design of AHB Slave Bus Interface for the Security Chip of IoT | |
| Alaoui | New experimental results for AES-CCMP acceleration on cyclone-ii FPGA | |
| Anwar et al. | Integration of AES on heterogeneous many-core system | |
| Rakanović et al. | IP core for AES256 and TDES algorithms with AXI interface | |
| Yang et al. | The Design and Implementation of a High-Speed Parallel AES Crypto-Chip |