Anwar et al., 2014 - Google Patents
Integration of AES on heterogeneous many-core systemAnwar et al., 2014
View PDF- Document ID
- 4497533354435127486
- Author
- Anwar H
- Daneshtalab M
- Ebrahimi M
- Ramirez M
- Plosila J
- Tenhunen H
- Publication year
- Publication venue
- 2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing
External Links
Snippet
Increasing in the transistor density in a single chip makes it possible for many-core systems to utilize design space for implementing complex embedded systems. In this paper, we propose an architecture for heterogeneous many-core system to integrate block cipher …
- 210000002381 Plasma 0 description 12
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
- H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
- H04L63/0485—Networking architectures for enhanced packet encryption processing, e.g. offloading of IPsec packet processing or efficient security association look-up
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0816—Key establishment, i.e. cryptographic processes or cryptographic protocols whereby a shared secret becomes available to two or more parties, for subsequent use
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2186250B1 (en) | Method and apparatus for hardware-accelerated encryption/decryption | |
| Rahimunnisa et al. | FPGA implementation of AES algorithm for high throughput using folded parallel architecture | |
| US10204532B2 (en) | Multiple input cryptographic engine | |
| US20170302438A1 (en) | Advanced bus architecture for aes-encrypted high-performance internet-of-things (iot) embedded systems | |
| Anwar et al. | FPGA implementation of AES-based crypto processor | |
| Schaumont et al. | Unlocking the design secrets of a 2.29 Gb/s Rijndael processor | |
| Azad et al. | RISE: RISC-V SoC for En/decryption acceleration on the edge for homomorphic encryption | |
| JP2022502910A (en) | Cryptographic system | |
| Salman et al. | Efficient hardware accelerator for IPSec based on partial reconfiguration on Xilinx FPGAs | |
| Paul et al. | Partitioned security processor architecture on FPGA platform | |
| Venkataraman et al. | An efficient NoC router design by using an enhanced AES with retiming and clock gating techniques | |
| Hoffman et al. | A High‐Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback | |
| Grand et al. | Design and implementation of a multi-core crypto-processor for software defined radios | |
| Yudheksha et al. | A study of AES and RSA algorithms based on GPUs | |
| Anwar et al. | Parameterized AES-based crypto processor for FPGAs | |
| Danczul et al. | Cuteforce analyzer: A distributed bruteforce attack on pdf encryption with gpus and fpgas | |
| Chen et al. | Implementation and optimization of a data protecting model on the Sunway TaihuLight supercomputer with heterogeneous many‐core processors | |
| Hasegawa et al. | An adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor | |
| Anwar et al. | Integration of AES on heterogeneous many-core system | |
| Nguyen et al. | A Lightweight AEAD encryption core to secure IoT applications | |
| Paul et al. | Multi core SSL/TLS security processor architecture and its FPGA prototype design with automated preferential algorithm | |
| Mohanraj et al. | High performance GCM architecture for the security of high speed network | |
| Cowart et al. | An implementation and experimental evaluation of hardware accelerated ciphers in all-programmable SoCs | |
| Wang et al. | Fastrack: Fast io for secure ml using gpu tees | |
| Nannipieri et al. | CRFlex: a flexible and configurable cryptographic hardware accelerator for AES block cipher modes |