WO2018126195A1 - System-on-chip for low-speed noise-resistant data transmission - Google Patents
System-on-chip for low-speed noise-resistant data transmission Download PDFInfo
- Publication number
- WO2018126195A1 WO2018126195A1 PCT/US2017/069057 US2017069057W WO2018126195A1 WO 2018126195 A1 WO2018126195 A1 WO 2018126195A1 US 2017069057 W US2017069057 W US 2017069057W WO 2018126195 A1 WO2018126195 A1 WO 2018126195A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- modules
- narrowband signals
- carrier frequency
- processor core
- Prior art date
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 12
- QVFWZNCVPCJQOP-UHFFFAOYSA-N chloralodol Chemical compound CC(O)(C)CC(C)OC(O)C(Cl)(Cl)Cl QVFWZNCVPCJQOP-UHFFFAOYSA-N 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2655—Synchronisation arrangements
- H04L27/2666—Acquisition of further OFDM parameters, e.g. bandwidth, subcarrier spacing, or guard interval length
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2655—Synchronisation arrangements
- H04L27/2657—Carrier synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W56/00—Synchronisation arrangements
- H04W56/0035—Synchronisation arrangements detecting errors in frequency or phase
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Definitions
- Receiver must receive many messages simultaneously and receive messages with random carrier frequency offset (CFO) , even when CFO is greater than the signal bandwidth.
- System-on-chip must include both the transmitter, receiver and dedicated resources to fulfill user tasks .
- Described is a system-on-chip comprising a hardware digital baseband modulator and demodulator, of at least two processor cores, of optional radio frequency frontend and optional signal parameters estimation modules.
- the system-on-chip architecture includes transceiver that can receive signals with large carrier offsets so the embodiment can receive narrowband signals in Local Power Area Wide Area Network (LPWAN) .
- LPWAN Local Power Area Wide Area Network
- the system-on-chip includes error correction code coder/decoder modules, or other means of
- receiver module analyzes the whole band used for transmission including side guard intervals to compensate CFO.
- the exemplary embodiment maybe further understood with reference to the following description.
- the exemplary embodiment describes a system-on-chip whose architecture enhances wireless data transmission capacities such as resistance to noise and interference, resistance to carrier frequency offset including cases when CFO is greater than signal bandwidth, high power efficiency, high spectral efficiency, ability to receive and decode many simultaneous messages.
- An exemplary embodiment is a system-on-chip comprising digital DBPSK/DQPSK modulator and demodulator which can
- system-on-chip also contains RF analog front-end and/or signal parameters estimation modules. Also, other modules might be present, for example additional digital signal processing modules.
- analog transceiver and at least, two processor cores.
- This transceiver can receive signals with large carrier offsets relative to signal bandwidth, so the system-on-chip is able to receive narrowband signals in LPWAN systems.
- Using narrowband signals is one of simplest ways to improve efficiency and reliability of transmission, but it is limited by carrier frequency uncertainty resulting in carrier frequency offset in receiver. In most systems, carrier frequency must be relatively low compared to signal bandwidth.
- transceivers available on the market today, most notably in the LPWAN market, such as Axsem ax8052, semtech sxl276, Microchip ATA8520 (SigFox) , etc.
- transceivers are usually not able to receiver narrowband messages with relatively large carrier frequency offsets.
- Some of transceivers like SemTech, utilize very large bands to transmit data using some sorts of spread spectrum modulation.
- Other transceivers use narrowband messaging for transmitting data, but require wider bands for receiving and/or some sorts of sophisticated carrier frequency tuning on
- processor cores In addition to demodulator, processor cores, signal estimation modules, possible RF analog modules, the embodiment can be modified to add other hardware modules such as additional digital signal modules and more processor cores.
- the embodiment includes hardware error correction code coder/decoder modules, or other means of providing error
- the system-on-chip includes hardware digital signal processing modules to provide well-known narrowband
- DBPSK/DQPSK modulation/demodulation
- the receiver module analyzes the whole band used for transmission including side guard intervals to compensate CFO. Fourier-based analysis might be used, and to increase its frequency resolution, additional frequency shifts might be applied to time domain data before conversion to frequency domain .
- System-on-chip includes hardware cores for transmission and receiving of narrowband signals as well as hardware FEC encoder and decoder thereby improving power-efficiency and allowing to dedicate one processor core for user tasks. Also, due to simultaneous multi-channel decoding capability, said system-on-chip can function as a small base-station, also having some computing power in dedicated processor core.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
System-on-chip includes hardware cores for transmission and receiving of narrowband signals as well as hardware forward error correction (FEC) encoder, decoder improving power-efficiency and allowing to dedicate one processor core for user tasks. Also, due to simultaneous multi-channel decoding capability, said system-on-chip can function as a small base-station, also having some computing power in dedicated processor core.
Description
SYSTEM-ON-CHIP FOR LOW-SPEED NOISE-RESISTANT DATA TRANSMISSION
Inventors: Andrey Orlov, Vasiliy Anisimov, Alexey Danilov, Andrey Puzanov, Sergey Omelchenko, Andrei Bakumenko, and Danylo
Batura .
Priority Claim/Incorporation by Reference
[0001] The present application claims priority to U.S.
Provisional Patent Applications: 62/440,884 filed on
December 30, 2016 entitled "System-on-chip for low-speed noise- resistant data transmission"; and hereby incorporates by
reference, the entire subject matter of this Provisional
Application .
Background Information
[0002] Many applications require low-speed wireless data
transfer operating on high range, where data signal is very close to noise floor at the receiving end. Receiver must receive many messages simultaneously and receive messages with random carrier frequency offset (CFO) , even when CFO is greater than the signal bandwidth. System-on-chip must include both the transmitter, receiver and dedicated resources to fulfill user tasks .
[0003] Using narrowband signals is one of simplest ways to improve efficiency and reliability of transmission, but it is limited by carrier frequency uncertainty resulting in carrier frequency offset in receiver. In most systems, carrier frequency must be relatively low compared to signal bandwidth. In some
prior art solutions, signal bandwidth is increased and noise tolerance is managed using some sort of error-correction coding of just repetitions. For example, LoRa wireless protocol is widely known. It uses chirp spread spectrum, utilizing very wide bands compared to information speed of transmission. LoRa uses CDMA multiple access, which is different from the solution proposed in this invention. SigFox is another prior art solution employing multichannel receivers with carrier tracking. This solution is limited by computational inefficiency of carrier tracking systems. Also, it is algorithmically and
computationally difficult to employ error correction coding in such systems, as they are limited by noise tolerance of carrier tracking systems.
Summary
[0004] Described is a system-on-chip comprising a hardware digital baseband modulator and demodulator, of at least two processor cores, of optional radio frequency frontend and optional signal parameters estimation modules.
[0005] The system-on-chip architecture includes transceiver that can receive signals with large carrier offsets so the embodiment can receive narrowband signals in Local Power Area Wide Area Network (LPWAN) . In addition, the system-on-chip includes error correction code coder/decoder modules, or other means of
providing error correction capabilities to increase power efficiency and provide resistance to interference and collision. It includes hardware digital signal processing modules which provide well-known narrowband modulation/demodulation
(DBPSK/DQPSK) . Also, receiver module analyzes the whole band
used for transmission including side guard intervals to compensate CFO.
Detailed Description
[0006] The exemplary embodiment maybe further understood with reference to the following description. The exemplary embodiment describes a system-on-chip whose architecture enhances wireless data transmission capacities such as resistance to noise and interference, resistance to carrier frequency offset including cases when CFO is greater than signal bandwidth, high power efficiency, high spectral efficiency, ability to receive and decode many simultaneous messages.
[0007] An exemplary embodiment is a system-on-chip comprising digital DBPSK/DQPSK modulator and demodulator which can
demodulate many simultaneous narrowband signals with carrier frequency offset greater than signal bandwidth and at least, one general purpose processor. Optionally, system-on-chip also contains RF analog front-end and/or signal parameters estimation modules. Also, other modules might be present, for example additional digital signal processing modules.
[0008] The system-on-chip comprising both digital and
optionally, analog transceiver and at least, two processor cores. This transceiver can receive signals with large carrier offsets relative to signal bandwidth, so the system-on-chip is able to receive narrowband signals in LPWAN systems. Using narrowband signals is one of simplest ways to improve efficiency and reliability of transmission, but it is limited by carrier frequency uncertainty resulting in carrier frequency offset in receiver. In most systems, carrier frequency must be relatively low compared to signal bandwidth.
[0009] There are many transceivers available on the market today, most notably in the LPWAN market, such as Axsem ax8052, semtech sxl276, Microchip ATA8520 (SigFox) , etc.
[0010] These transceivers are usually not able to receiver narrowband messages with relatively large carrier frequency offsets. Some of transceivers, like SemTech, utilize very large bands to transmit data using some sorts of spread spectrum modulation. Other transceivers use narrowband messaging for transmitting data, but require wider bands for receiving and/or some sorts of sophisticated carrier frequency tuning on
transmitting side.
[0011] In addition to demodulator, processor cores, signal estimation modules, possible RF analog modules, the embodiment can be modified to add other hardware modules such as additional digital signal modules and more processor cores.
[0012] The embodiment includes hardware error correction code coder/decoder modules, or other means of providing error
correction capabilities to increase power efficiency and provide resistance to interference and collision.
[0013] The system-on-chip includes hardware digital signal processing modules to provide well-known narrowband
modulation/demodulation (DBPSK/DQPSK) . Narrowband modulation with time and frequency division multiple access is quite spectrally efficient as compared to the code-division multiple access .
[0014] The receiver module analyzes the whole band used for transmission including side guard intervals to compensate CFO. Fourier-based analysis might be used, and to increase its frequency resolution, additional frequency shifts might be
applied to time domain data before conversion to frequency domain .
[0015] System-on-chip includes hardware cores for transmission and receiving of narrowband signals as well as hardware FEC encoder and decoder thereby improving power-efficiency and allowing to dedicate one processor core for user tasks. Also, due to simultaneous multi-channel decoding capability, said system-on-chip can function as a small base-station, also having some computing power in dedicated processor core.
Claims
1. A device comprising,
a digital DBPSK/DQPSK modulator and demodulator that demodulates many simultaneous narrowband signals with carrier frequency offset greater than signal bandwidth, one general purpose processor, radio frequency analog front-end and signal
parameters modules.
2. The device according to claim 1 further comprises a
transceiver and two processor cores with one processor core implementing user tasks.
3. The transceiver according to claim 2 receives signals with large carrier offsets enabling the device of the claim 1 to receive narrowband signals in LPWAN systems.
4. The device according to claim 1 wherein all modules are connected to the processor core and connected to each other with radiofrequency front end, modulator and demodulator.
5. The device according to claim 1 further comprises hardware forward correction code encoder and decoder module.
6. The device according to claim 1 further comprises hardware digital signal processing modules to receive narrowband signals.
7. The device according to claim 1 wherein receiver module analyzes the whole band used for transmission including side guard intervals thereby compensating carrier frequency offset.
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201662440884P | 2016-12-30 | 2016-12-30 | |
| US62/440,884 | 2016-12-30 | ||
| US201715858751A | 2017-12-29 | 2017-12-29 | |
| US15/858,751 | 2017-12-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2018126195A1 true WO2018126195A1 (en) | 2018-07-05 |
Family
ID=62710749
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2017/069057 WO2018126195A1 (en) | 2016-12-30 | 2017-12-29 | System-on-chip for low-speed noise-resistant data transmission |
Country Status (1)
| Country | Link |
|---|---|
| WO (1) | WO2018126195A1 (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5668837A (en) * | 1993-10-14 | 1997-09-16 | Ericsson Inc. | Dual-mode radio receiver for receiving narrowband and wideband signals |
| US5960040A (en) * | 1996-12-05 | 1999-09-28 | Raytheon Company | Communication signal processors and methods |
| US5974098A (en) * | 1994-09-12 | 1999-10-26 | Nec Corporation | Received signal detector for digital demodulator |
| US20040096021A1 (en) * | 2002-11-14 | 2004-05-20 | Unb Technologies, Inc. | Communications methods for narrow band demodulation |
| US20060285607A1 (en) * | 2005-06-16 | 2006-12-21 | The Boeing Company | High availability narrowband channel for bandwidth efficient modulation applications |
| US20120195184A1 (en) * | 1994-09-26 | 2012-08-02 | Htc Corporation | Systems and methods for orthogonal frequency divisional multiplexing |
-
2017
- 2017-12-29 WO PCT/US2017/069057 patent/WO2018126195A1/en active Application Filing
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5668837A (en) * | 1993-10-14 | 1997-09-16 | Ericsson Inc. | Dual-mode radio receiver for receiving narrowband and wideband signals |
| US5974098A (en) * | 1994-09-12 | 1999-10-26 | Nec Corporation | Received signal detector for digital demodulator |
| US20120195184A1 (en) * | 1994-09-26 | 2012-08-02 | Htc Corporation | Systems and methods for orthogonal frequency divisional multiplexing |
| US5960040A (en) * | 1996-12-05 | 1999-09-28 | Raytheon Company | Communication signal processors and methods |
| US20040096021A1 (en) * | 2002-11-14 | 2004-05-20 | Unb Technologies, Inc. | Communications methods for narrow band demodulation |
| US20060285607A1 (en) * | 2005-06-16 | 2006-12-21 | The Boeing Company | High availability narrowband channel for bandwidth efficient modulation applications |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2975814B1 (en) | Chirp Signal Processor | |
| JP4771646B2 (en) | Spread spectrum digital communication method, transmitter and receiver by Golay complementary sequence modulation | |
| EP1750365B1 (en) | Methods and apparatus for encoding information in a signal by spectral notch modulation | |
| US7873097B1 (en) | Systems and methods for concatenation in spread spectrum systems | |
| US20090258669A1 (en) | Impulse ultra-wideband radio communication system | |
| CN112152646B (en) | Device for radar sensor, IC for radar sensor, and radar sensor | |
| CN102412863B (en) | Low earth orbit (LEO) thin route satellite spread spectrum communication transmission method | |
| US20230033995A1 (en) | Time-frequency spread waveform for high-resolution digital radar | |
| KR100470401B1 (en) | A wireless communication system and method using grouping Maximum Lilelihood Detection | |
| JPH09172393A (en) | Short burst direct acquisition and direct sequence spread spectrum receiver | |
| KR20090011594A (en) | Narrowband Interference Rejection Method for Ultra-Wideband Ranging Systems | |
| US20160329949A1 (en) | Apparatus and methods for scalable receivers | |
| EP3264624B1 (en) | Long range bluetooth low energy synchronization system | |
| US11539502B2 (en) | Wireless devices and systems including examples of cross correlating wireless transmissions | |
| US20110038440A1 (en) | Process for Receiving a Signal and a Receiver | |
| US20060251149A1 (en) | Wireless transceiver and wireless transmitting/receiving method and program thereof | |
| JPH0777362B2 (en) | Spread spectrum communication device | |
| US8009718B2 (en) | Wireless transmitter and receiver for use in an ultra-wideband direct spread pulse communication system | |
| WO2018126195A1 (en) | System-on-chip for low-speed noise-resistant data transmission | |
| WO2007060749A1 (en) | Wireless communication method and system | |
| US20240072947A1 (en) | Transmitter and receiver for high-resolution sub-band coded time frequency waveform radar system with bandpass sampling | |
| de Francisco et al. | An interference robust multi-carrier wake-up radio | |
| JP4190561B2 (en) | Broadband wireless transceiver with optical transducer | |
| CN101518000A (en) | UWB apparatus and method | |
| RU2435323C2 (en) | Method to transfer information by means of noise-like signals |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17885751 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 17885751 Country of ref document: EP Kind code of ref document: A1 |