+

WO2018006819A1 - Multi-layer ceramic printed circuit board and manufacturing method therefor - Google Patents

Multi-layer ceramic printed circuit board and manufacturing method therefor Download PDF

Info

Publication number
WO2018006819A1
WO2018006819A1 PCT/CN2017/091822 CN2017091822W WO2018006819A1 WO 2018006819 A1 WO2018006819 A1 WO 2018006819A1 CN 2017091822 W CN2017091822 W CN 2017091822W WO 2018006819 A1 WO2018006819 A1 WO 2018006819A1
Authority
WO
WIPO (PCT)
Prior art keywords
ceramic
layer
printed circuit
circuit board
eutectic
Prior art date
Application number
PCT/CN2017/091822
Other languages
French (fr)
Chinese (zh)
Inventor
王锐勋
王玉河
Original Assignee
深圳市微纳科学技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市微纳科学技术有限公司 filed Critical 深圳市微纳科学技术有限公司
Publication of WO2018006819A1 publication Critical patent/WO2018006819A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0207Cooling of mounted components using internal conductor planes parallel to the surface for thermal conduction, e.g. power planes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0183Dielectric layers
    • H05K2201/0195Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure

Definitions

  • the present invention relates to the field of semiconductor circuit packaging and application, and particularly relates to a multilayer ceramic printed circuit board used in a high power density semiconductor circuit device of power electronic technology and a manufacturing method thereof, in particular to a high temperature resistant, high heat conduction requirement, high voltage And multilayer ceramic printed circuit boards for high power density applications and methods of making same.
  • FR-4 is a code name of a flame retardant material, which means that the species The resin material can be self-extinguishing after it has undergone combustion.
  • FRP which is the abbreviation of fibre reinforced plastics
  • FR-4 is currently used in general circuit boards.
  • graded materials There are many types of graded materials, but most are composites made with epoxy plus filler and fiberglass cloth.
  • Epoxy glass cloth laminates have high mechanical strength at high temperatures and stable electrical properties at high humidity, but in some applications of high current, high voltage, high power semiconductor circuit devices, their stability, dielectric strength, thermal expansion coefficient and thermal conductivity. Still not good for ceramic-based circuit carriers. Especially in today's semiconductor circuit applications, due to the increased integration, high power density, high heat flux density requirements, high power density and high heat flux density are common for common package substrates and application substrates. Challenge, hard to handle. Moreover, the difference in thermal expansion between the carrier material and silicon is difficult to match. When manufacturing a multi-layer printed circuit board, the connection between the single-layer printed circuit boards is usually mechanically bonded by resin material bonding, but these resin materials do not have all the physical characteristics required by power electronics technology, and heat conduction. The coefficient is also low and is not suitable for high power density applications.
  • the prior art printed circuit board using a ceramic carrier board the physicochemical stability of the base ceramic material, high heat resistance, high dielectric strength and low thermal expansion coefficient, especially the alumina ceramic-based circuit carrier in the electrically insulating portion
  • the alumina ceramic which is quite close to the thermal expansion coefficient of the silicon material is used, so that the target of higher wiring density can be achieved when the through hole is formed. Therefore, the appearance of the ceramic substrate overcomes the disadvantage that the synthetic resin printed circuit board is difficult to overcome.
  • the prior art multilayer ceramic printed circuit board is usually produced by a ceramic blank firing method.
  • the ceramic powder of the raw material, the synthetic resin, the organic solvent, and the like are mixed and prepared by a ball pulverizer until the mixed liquid forms a milky shape.
  • the sintering process of the multilayer ceramic circuit board is complicated, it is difficult to mass-produce and apply, and the process precision is poor, and the fine circuit cannot be made; the combination of the high melting point metal and the copper is poor, leaving a reliability hazard and the thermal conductivity is low.
  • Eutectic refers to the phenomenon in which a eutectic fusion occurs at a relatively low temperature, and the eutectic is a fusion of all components at a temperature lower than the melting point of any one of the compositions.
  • the eutectic material changes directly from solid to liquid without passing through the plastic phase, and is a liquid state that simultaneously produces two solid equilibrium reactions. Its melting temperature is called the eutectic temperature.
  • the eutectic material has a specific freezing point.
  • the basic characteristics of the eutectic material are: two different metals or semiconductors or non-metals can form a eutectic fusion material at a temperature ratio well below the respective melting temperatures; this is a eutectic The most significant difference between materials and other non-eutectic materials.
  • Eutectic soldering also known as low-melting alloy soldering, uses eutectic principles to allow two different metals or semiconductors or nonmetals to form a eutectic fusion state at a temperature ratio well below their respective melting temperatures. Cooling forms a eutectic crystal that achieves eutectic bonding between the two weld faces.
  • the most common eutectic soldering in microelectronic devices is to solder a silicon chip to a gold-plated base or leadframe, or "gold-silicon eutectic solder.”
  • gold has a melting point of 1063 ° C and silicon has a higher melting point of 1414 ° C.
  • a eutectic alloy body having a melting point of 363 ° C can be formed. This is the theoretical basis of gold-silicon eutectic soldering.
  • the welding process of gold-silicon eutectic welding means that the silicon chip is gently rubbed on the gold-plated base at a constant temperature (above 363 ° C) and a certain pressure, and the unstable oxide layer is wiped off. The contact surfaces are melted and a solid phase is formed by two solid phases. After cooling, when the temperature is lower than the 359 ° C of the eutectic point of gold and silicon, the crystal forms formed by the liquid phase are combined with each other to form a mechanical mixture of gold-silicon co-melt crystals, so that the silicon chip is firmly welded on the base and formed into a good Low resistance ohmic contact.
  • Silicon nitride The English is Silicon nitride; Si 3 N 4 ceramic is a covalent bond compound, the basic structural unit is [SiN 4 ] tetrahedron, the silicon atom is located in the center of the tetrahedron, and there are four nitrogen atoms around it. , respectively located at the four vertices of the tetrahedron, and then form a continuous and solid grid structure in three-dimensional space in the form of one atom for every three tetrahedrons. Many of the properties of silicon nitride are attributed to this structure. Si 3 N 4 has a low thermal expansion coefficient and a high thermal conductivity, so its thermal shock resistance is excellent.
  • Aluminum nitride Its English is Aluminum nitride, abbreviated as AIN; covalent bond compound, belonging to the hexagonal crystal system, the crystal structure of lead-zinc mineral type, white or grayish white.
  • Aluminum nitride is an atomic lattice and is a diamond-like nitride. Stable to 2200 ° C. The room temperature strength is high, and the strength decreases slowly with the increase of temperature, the thermal conductivity is good, and the thermal expansion coefficient is small, which is a good thermal shock resistant material. It has strong ability to resist molten metal erosion.
  • Aluminum nitride is also an electrical insulator with good dielectric properties. It is one of the preferred materials for ceramic circuit carriers.
  • Al2O3 also known as alumina, chemical symbol: Al 2 O 3
  • pure alumina is a white amorphous powder, commonly known as alumina, density 3.9-4.0g/cm 3 , melting point 2050 ° C, boiling point 2980 ° C, insoluble Water, an amphoteric oxide, is soluble in inorganic acids and alkaline solutions. It is mainly composed of two types of ⁇ -type and ⁇ -type, and can be industrially extracted from bauxite.
  • ⁇ -type alumina In the crystal lattice of ⁇ -type alumina, the oxygen ions are hexagonally packed tightly, and the aluminum ions are symmetrically distributed in the octahedral coordination center surrounded by oxygen ions, and the lattice energy is large, so the melting point and boiling point are high.
  • ⁇ -type alumina is insoluble in water and acid, also known as aluminum oxide in industry. It is the basic raw material for making metal aluminum. It is also used in making various refractory bricks, refractory enamel, refractory tubes, high temperature resistant experimental instruments, and as an abrasive. , flame retardants, fillers, etc.; high-purity ⁇ -alumina is also the raw material for the production of artificial corundum, artificial ruby and sapphire; also used to produce the board base of modern large-scale integrated circuits.
  • Thermal conductivity The physical quantity that characterizes the thermal conductivity of a material.
  • the unit is W/m ⁇ K, which is written in Chinese per meter.
  • the value is the unit temperature drop in the object, that is, the heat transferred by the unit area per unit time when the temperature difference between the two sides of the material of 1 m thick is 1 Kelvin.
  • the high thermal conductivity referred to in this document is a guide thermal coefficient greater than or equal to 2 W/m ⁇ K.
  • MOS is the abbreviation of English Complementary Metal-Oxide Semiconductor, meaning Chinese is a complementary metal oxide semiconductor.
  • the MOSFET is an abbreviation of English Metallic Oxide Semiconductor Field Effect Transistor, meaning Chinese metal oxide semiconductor field effect transistor.
  • IGBT is the abbreviation of English Insulated Gate Bipolar Transistor, Chinese meaning is insulated gate bipolar transistor.
  • the CPU is the abbreviation of English Central Processing Unit, meaning Chinese is the central processing unit.
  • the GPU is an abbreviation of Graphic Processing Unit in English, meaning Chinese is a graphics processor.
  • MPU is the abbreviation of English Micro Processor Unit, meaning Chinese is microprocessor.
  • IPM is the abbreviation of English Integrated Power Module, meaning Chinese is the integrated power module.
  • PCB is the abbreviation of Printed Circuit Board in English, meaning Chinese is printed or printed circuit board.
  • LED is the abbreviation of English Light Emitting Diode, Chinese means LED.
  • COB is the abbreviation of English Chip On Board.
  • the Chinese meaning is the chip on board.
  • the chip package on the chip is one of the bare chip placement technologies.
  • the semiconductor chip is placed on the printed circuit board, and the electrical connection between the chip and the substrate is made with the wire bond.
  • the method is implemented and covered with resin to ensure reliability.
  • COB light source LED planar light source or integrated light source is also called COB light source through COB; currently COB light source is mainly used in indoor and outdoor lighting, such as indoor spotlights, downlights, ceiling lights, ceiling lamps, fluorescent lamps and lamp strips, outdoor Street lamps, high bay lights, floodlights, wall lights, luminous characters, etc.
  • the circuit and the pattern are included: the circuit is used as a tool for conducting conduction between the original components, and a large copper surface is additionally designed as a grounding and power supply layer. The line and the drawing are made at the same time.
  • a circuit and a pattern have been provided on the ceramic-based PCB board (100) of the present invention.
  • a dielectric layer included in a conventional printed circuit used to maintain insulation between a circuit and layers, commonly referred to as a substrate; the substrate in the present invention is a ceramic.
  • the conventional hole in the printed circuit is usually a via hole to allow two or more layers to be electrically connected to each other, and the larger via hole is used as a component plug-in, and the non-conducting is also used.
  • Holes are generally used as surface mount positioning for fixing screws during assembly; in the embodiment of the present invention, some ceramic-based PCB boards are provided with via holes, and some ceramic-based PCB boards may not be turned on. Holes, depending on the specific conditions of each ceramic-based PCB in a specific multilayer ceramic printed circuit board.
  • solder resistant/Solder Mask included in traditional printed circuits not all copper surfaces should be tinned, so areas that are not tinned will be printed with a layer of tin-free material. Usually epoxy resin) to avoid short circuits between lines that are not tinned. According to different processes, it is divided into green oil, red oil and blue oil.
  • the solder resist ink may also be disposed on the topmost and bottommost ceramic-based PCB boards of the present invention; however, no layer is provided between the ceramic-based PCB boards disposed in the multilayer ceramic printed circuit board for two Adjacent ceramic-based PCB boards are fixedly coupled and used for insulating layers of interlayer printed circuit insulation.
  • the eutectic melting of the eutectic cladding material is used to achieve the fixed connection between the layers, and the eutectic overlay layer and the printing are involved.
  • the intermediate layers of the electronic circuit can be electrically connected.
  • the conventional printed circuit also involves Surface Finish: since the copper surface is easily oxidized in a general environment, it is impossible to apply tin (poor solderability), so it is protected on the copper surface to be tinned.
  • the protection methods include spray coating (HASL), gold (ENIG), silver (Immersion Silver), tin (Immersion Tin), and organic solder resist (OSP).
  • the methods have their own advantages and disadvantages, collectively referred to as surface treatment.
  • the surface of the multilayer ceramic printed circuit board to which the present invention relates can be treated by a conventional surface treatment.
  • the technical problem to be solved by the present invention is to provide a multilayer ceramic printed circuit board with high thermal conductivity by avoiding the insufficiency of the prior art multilayer ceramic circuit board manufacturing process, the precision is poor, and the thermal conductivity is low.
  • the technical solution adopted by the present invention to solve the technical problem is a multilayer ceramic printed circuit board, including at least two a ceramic-based PCB board that is mutually overlapped; each of the ceramic-based PCB boards includes a ceramic base layer, an intermediate layer, and a cover layer; the ceramic base layer is used for heat conduction and/or heat dissipation and electrical insulation;
  • the two surfaces of the base layer which are generally parallel to each other are respectively referred to as a base A surface and a base B surface, the intermediate layer is disposed on the surface of the substrate A, or the intermediate layer is disposed on the surface of the substrate B;
  • the intermediate layer is used for printing electronic circuits and/or for laying a thermally conductive metal surface;
  • the intermediate layer comprises an electronic circuit printing area for printing electronic circuits and/or a copper-clad area for laying a thermally conductive metal surface, the covering
  • the copper region covers a large area in the intermediate layer to achieve heat conduction and heat dissipation;
  • the printed circuit and/or the thermally conductive metal surface of the two opposite intermediate layers of the ceramic-based PCB board need to be mirror-symmetrical to each other, or at least a majority of the printed electronic circuit and/or the thermally conductive metal surface.
  • the pattern is mirror symmetrical; when the ceramic-based PCB board needs to be covered with two opposite intermediate layers, the printed circuit and/or the thermally conductive metal surface are asymmetric in pattern, and the asymmetric portion is printed on the electronic circuit and
  • the surface on which the thermally conductive metal faces face should be a blank ceramic face, or the face opposite the printed portion of the asymmetrical portion of the printed circuit and/or the thermally conductive metal face is an island-shaped printed circuit pattern.
  • the printed circuit and/or the thermally conductive metal surface on each of the intermediate layers passes through the metal on the ceramic base layer
  • the holes are electrically coupled; the metal holes include solid metal holes that are filled through the metal pillars and metallized through holes that have been plated with metal.
  • the multi-layer ceramic printed circuit board comprises a three-layer ceramic printed circuit board; the three-layer ceramic printed circuit board is eutectic-fused with two ceramic-based PCB boards on both sides thereof by an intermediate ceramic-based PCB board Forming the intermediate layer on the base A side and the base B side of the ceramic base layer of the intermediate ceramic-based PCB board, and on the intermediate layer of the base A side and the base B side
  • the cover layer is disposed on the upper intermediate layer to accommodate the case where another ceramic-based PCB board is respectively covered on the base A surface and the base B surface of the same ceramic-based PCB board.
  • the multilayer ceramic printed circuit board comprises a multilayer ceramic printed circuit board having a number of layers of four or more layers; the multilayer ceramic printed circuit board comprises at least four ceramic-based PCB boards, each of the ceramic-based PCB boards Forming a multilayer ceramic printed circuit board by eutectic fusion bonding between the respective cladding layers and the facing layers facing each other; the multilayer ceramic printing
  • the number of layers of the circuit board corresponds to the number of the ceramic-based PCB boards.
  • the thermally conductive metal surface of the copper-clad region is electrically coupled to a local functional network of the printed circuit in the electronic circuit printed region, or the thermally conductive metal surface of the copper-clad region and the printed portion of the electronic circuit printed region
  • the electronic circuit has an electrical connection as a whole.
  • An isolation region for electrical insulation is further disposed between the electronic circuit printed area and the copper-clad area, and the cover layer is not disposed on the isolation area.
  • the electronic circuit printed area includes a high power density component holding area for setting a high power density component, a control circuit area for setting a control circuit, and a power electronic circuit area for routing power electronic circuits.
  • the eutectic material coated on the two layers facing the eutectic bonding is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Ag-Sn silver tin alloy, Any one of Sn-Bi tin antimony alloy, Sn-In tin indium alloy or Sn-Pb tin lead alloy.
  • one of the eutectic materials covered by the overlay layer is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy Any one of Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy or Sn-Pb tin-lead alloy; wherein the eutectic material coated by the other cladding layer is a single a layer of gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium Li, palladium Pd or aluminum Al; or another eutectic material coated by the other cladding layer It is a mixture of two or more kinds of gold Au, tin Sn, silicon Si, silver Ag, yGe, ⁇ Bi, indium In, nickel Ni, lithium Li, palladium P
  • Two of the two overlapping layers that participate in the eutectic soldering are uniformly and individually coated with a single layer or a plurality of layers of gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, One of ⁇ Bi, indium In, palladium Pd or lead Pb element materials; two of the two layers of the eutectic bonding which are opposite to each other, and the surface eutectic materials for the fusion lamination are two The same material; the two materials are melt-clad to form Au-Sn gold-tin alloy, Au-Si gold-silicon eutectic layer, Au-Ge gold-bismuth alloy, Ag-Sn silver-tin alloy during eutectic soldering, Any of Sn-Bi tin antimony alloy, Sn-In tin indium alloy, and Sn-Pb tin-lead alloy.
  • the Au-Sn gold-tin alloy in terms of mass percentage, contains gold Au 80.0% ⁇ 2.0%, and the balance is tin Sn.
  • the Ag-Sn silver-tin alloy is 96.5% ⁇ 2.0% by mass of tin, and the balance is silver Ag.
  • the Au-Ge gold-bismuth alloy in terms of mass percentage, contains gold Au 88.0% ⁇ 2.0%, and the rest is ⁇ Ge.
  • the Au-Si gold silicon eutectic material in terms of mass percentage, contains gold Au 97.0% ⁇ 2.0%, and the balance is silicon Si.
  • the cover layer has a thickness of from 2 micrometers to 100 micrometers.
  • the cover layer has a thickness of from 3 micrometers to 20 micrometers.
  • the material of the ceramic base layer is a high thermal conductive ceramic material having a thermal conductivity of 2 W/m ⁇ K or more; the ceramic material for forming the ceramic base layer comprises aluminum oxide, aluminum nitride, silicon nitride and ruthenium oxide; The ceramic base layer is one or a combination of two or more of the above three materials.
  • the ceramic base layer of the plurality of ceramic-based PCB boards which are mutually overlapped may be made of the same material; or the ceramic base layer of the plurality of ceramic-based PCB boards which are mutually overlapped may have different materials; different ceramics
  • the materials used for the substrate are selected according to the thermal and insulating requirements of the different layers.
  • the technical solution adopted by the present invention to solve the technical problem may also be a method for the foregoing multilayer ceramic printed circuit board comprising the following steps: A1: electronic circuit printing on the intermediate layer of the ceramic-based PCB board Uniformly coating the eutectic material on each line and each node of the printed circuit of the region, and/or uniformly coating the eutectic material on the thermally conductive metal surface of the copper-clad region of the intermediate layer of the ceramic-based PCB board, Forming a cover layer on each line of the printed circuit of the intermediate layer and on each of the nodes and/or on the thermally conductive metal surface; before the covering of the cover layer, the intermediate layer of the ceramic-based PCB board is provided with printing An electronic circuit printing area having printed circuit lines and a copper-clad area for conducting heat conduction and heat dissipation for a large area of the intermediate layer;
  • A2 pressing the cladding layers of at least two ceramic-based PCB boards to each other, heating together to the eutectic temperature of the eutectic material used, performing eutectic fusion coating, and melting and laminating the ceramic-based PCB boards into an integrated a multilayer ceramic printed circuit board; when the number of the ceramic-based PCB boards is plural, each of the ceramic-based PCB boards is between the respective cladding layers and the facing layers thereof The eutectic fusion cladding forms a multilayer ceramic printed circuit board; the number of layers of the multilayer ceramic printed circuit board corresponds to the number of the ceramic-based PCB boards.
  • the technical effects of the invention are as follows: 1.
  • the cover layer not only facilitates the mechanical connection and electrical connection between the layers of the multilayer ceramic printed circuit board by eutectic soldering, but also greatly improves the thermal conductivity of the electronic circuit printed area; 2.
  • the copper-clad area of the intermediate layer and the clad layer on the copper-clad area further improve the thermal conductivity of the multilayer ceramic printed circuit board; 3.
  • the ceramic base material of the ceramic-based PCB board is high in ceramic material
  • FIG. 1 is a schematic plan view of a preferred embodiment of a high thermal conductivity multilayer ceramic printed circuit board 10 of the present invention; in the top view, the intermediate layer 120 and the cover layer 130 are shown as the same area.
  • Figure 2 is a cross-sectional view taken along line A-A of Figure 1;
  • Figure 3 is a partially enlarged schematic view of a portion D of Figure 2;
  • Figure 4 is a partially enlarged schematic view of portion E of Figure 3;
  • Figure 5 is a schematic perspective view of the exploded state of the preferred embodiment I of Figure 1, in which some parts and partial faces are not visible;
  • FIG. 6 is a top plan view of the base B surface 114 of the first -1 ceramic-based PCB board 221 for fabricating the double-layer ceramic printed circuit board 50 of FIG. 1;
  • Figure 7 is a top plan view of the base A face 112 of the first -1 ceramic-based PCB board 221 for making the double-layer ceramic printed circuit board 52 of Figure 1;
  • Figure 8 is a top plan view of the base B face 114 of the first -2 ceramic-based PCB board 222 for making the double-layer ceramic printed circuit board 52 of Figure 1;
  • Figure 9 is a top plan view of the base A face 112 of the first -2 ceramic-based PCB board 222 for making the double-layer ceramic printed circuit board 52 of Figure 1;
  • the intermediate layer 120 and the overlay layer 130 are shown as the same area;
  • the electronic circuit printed area overlay layer 138 and the electronic circuit printed area 128 are shown as The same area;
  • the copper-clad area cladding layer 135 and the copper-clad area 125 are shown as the same area;
  • FIG. 10 is a schematic top plan view of the electronic circuit printed area 128 of the preferred embodiment II of the high thermal conductivity multilayer ceramic printed circuit board 10 of the present invention.
  • FIG. 11 is a schematic circuit diagram of a MOSFET full bridge module of a preferred embodiment III of the high thermal conductivity multilayer ceramic printed circuit board 10 of the present invention
  • FIG. 12 is a plan view of the base B surface 114 of the ceramic base layer 110 of the III-1 ceramic-based PCB board 231 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention.
  • Schematic; the solid crystal region in the figure is a high power density component fixing area 1283, the wire bonding area and the pad in the figure are the control circuit area 1285, and the area copper in the figure is the copper-clad area 125;
  • FIG. 13 is a plan view of the base A surface 112 of the ceramic base layer 110 of the III-1 ceramic-based PCB board 231 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention.
  • FIG. 14 is a plan view of the base A surface 112 of the ceramic base layer 110 of the III-2 ceramic-based PCB board 232 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention.
  • 16 is a schematic axial projection view of a preferred embodiment IV of the present invention, that is, a multi-channel COB-LED light source application substrate;
  • 17 is a top plan view showing a preferred embodiment IV of the present invention, that is, a four-layer ceramic printed circuit board 54;
  • Figure 18 is an orthographic projection of the base A face 112 of the IV-1 ceramic-based PCB board 441 in a preferred embodiment IV of the present invention. Top view;
  • Figure 19 is a front plan view showing the base B surface 114 of the IV-1 ceramic-based PCB board 441 in a preferred embodiment IV of the present invention
  • 20 is a front plan view of a base A surface 112 of a ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 in a preferred embodiment IV of the present invention
  • Figure 21 is a front plan view showing the base B surface 114 of the ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 in a preferred embodiment IV of the present invention
  • Figure 22 is a front plan view showing the base A surface 112 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 in the preferred embodiment IV of the present invention
  • Figure 23 is a front plan view showing the base B surface 114 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 in the preferred embodiment IV of the present invention
  • Figure 24 is a front plan view showing the base A surface 112 of the ceramic base layer 110 of the IV-4 ceramic-based PCB board 444 in the preferred embodiment IV of the present invention
  • Figure 25 is a front plan view showing the base B surface 114 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 444 in the preferred embodiment IV of the present invention
  • Figure 26 is a front elevational, side elevational view of a preferred embodiment IV of the present invention, i.e., a four-layer ceramic printed circuit board 54;
  • Figure 27 is a partial enlarged view of the upper portion of Figure 26;
  • Figure 28 is a partially enlarged schematic view showing a portion H of Figure 27;
  • the I-1 ceramic base PCB board 221, the I-1 ceramic base PCB board 222, the III-1 ceramic base PCB board 231, the III-2 ceramic base PCB board 232, and the The IV-1 ceramic-based PCB board 441, the IV-2 ceramic-based PCB board 442, the IV-3 ceramic-based PCB board 443, and the IV-4 ceramic-based PCB board 444 are all ceramic-based PCB boards 100 in different embodiments. Specific embodiments, the numbers are only used for identification, and these numbers are not represented by any order and priority;
  • the solid crystal regions of the different LED chips, and the positive and negative electrode pads of the LEDs are shown in FIGS. 16 to 18; the via holes and the pads are shown in FIGS. 19 to 23;
  • the area of copper to be covered in the holes, the area copper in FIGS. 19 to 25 is the copper-clad area 125.
  • a multilayer ceramic printed circuit board 50 having a high thermal conductivity has a plurality of embodiments.
  • the multilayer ceramic printed circuit board 50 is a double-layer ceramic The porcelain printed circuit board 52.
  • the first-th ceramic-based PCB board 221 and the first-th ceramic-based PCB board 222 are eutectic and melt-molded to form a double-layer ceramic printed circuit board 52.
  • the double-layer ceramic printed circuit board 52 includes two ceramic-based PCB boards 100 which are mutually overlapped; each of the ceramic-based PCBs
  • the board 100 includes a ceramic base layer 110, an intermediate layer 120, and a cover layer 130; the ceramic base layer 110 is used for heat conduction and/or heat dissipation and electrical insulation; respectively, the ceramic base layer 110 is mutually parallel on both surfaces Referred to as substrate A face 112 and substrate B face 114, said intermediate layer 120 is disposed on said substrate A face 112, or said intermediate layer 120 is disposed on said substrate B face 114; said intermediate layer 120 is for Printed electronic circuitry and/or a thermally conductive metal surface; the intermediate layer 120 includes an electronic circuit footprint 128 for printing electronic circuitry and/or a copper-clad zone 125 for routing a thermally conductive metal surface, the copper cladding The region 125 covers a large area in the intermediate layer to achieve heat conduction and heat dissipation;
  • the cover layer 130 can not only realize the interlayer connection of the multilayer ceramic printed circuit board 50 by eutectic soldering, but also improve the thermal conductivity of the electronic circuit printed area 128.
  • the copper clad zone 125 and the clad layer 130 on the copper clad zone 125 further enhance the thermal conductivity of the multilayer ceramic printed circuit board 50.
  • the number of layers of the multilayer ceramic printed circuit board 50 may be other multilayer ceramic printed circuit boards greater than two, such as three-layer, four-layer, five-layer, and higher-layer multilayer ceramic printed circuit boards. A layer is added for each additional ceramic-based PCB board 100.
  • the printed circuit and/or the thermally conductive metal surface of the two opposite intermediate layers of the ceramic-based PCB board 100 need to be mirror-symmetrical to each other, or at least a majority of the printed electronic
  • the pattern of the line and/or the thermally conductive metal surface is mirror-symmetrical; when the pattern of the printed circuit and/or the thermally conductive metal surface of the two opposite intermediate layers of the ceramic-based PCB board 100 needs to be overlapped,
  • the side where the electronic circuit and/or the thermally conductive metal face face each other should be a blank ceramic face.
  • the intermediate layer 120 when the intermediate layer 120 is disposed on the base A surface 112 and the base B surface 114 of the ceramic base layer 110, printed circuit lines and/or heat conduction on each of the intermediate layers 120.
  • the metal face is electrically coupled through a metal hole 118 in the ceramic base layer 110; the metal hole 118 includes a metal post such as a metal pin
  • the solid metal holes and or the walls of the holes have been metallized through metallized through holes.
  • the metal holes 118 have been metallized before the ceramic-based PCB board 100 is used to fabricate the multilayer ceramic printed circuit board 50, and each of the ceramic-based PCB boards 100 is laminated in two layers. After the ceramic printed circuit board 50, since the eutectic solder has good fluidity, the surface of the metallized via also participates in eutectic bonding to form a eutectic layer which is favorable for heat conduction.
  • the metal hole 118 includes a solid metallized hole and a hollow metallized through hole. Of course, the solid metallized holes have better thermal conductivity than the hollow metallized through holes. Where some of the extremely high thermal conductivity requirements are required, the metal holes can be designed as solid metallized holes. In addition, positioning holes for mounting and positioning may be disposed on each of the ceramic-based PCB boards 100.
  • the thermally conductive metal surface of the copper-clad region 125 is electrically coupled to a local functional network of printed circuit circuitry in the electronic circuit footprint 128, or the thermally conductive metal surface of the copper-clad region 125
  • the printed electronic circuits in the electronic circuit printed area 128 are integrally electrically coupled.
  • the ceramic substrate layer 110 and the intermediate layer 120 are electrically insulated from each other.
  • the thermally conductive metal surface of the copper-clad region 125 of the intermediate layer 120 and the cladding layer 130 are both electrically and mechanically coupled.
  • the lines and nodes of the printed electronic circuit are overlapped with the nodes.
  • the electrical connection and the mechanical coupling are realized; the copper-clad laminate layer 135 is evenly distributed on the heat-conducting metal surface of the copper-clad region 125, and the copper-clad laminate layer 135 and the heat-conducting metal surface are melted.
  • the electrical connection and the mechanical connection are realized after the combination.
  • a fused eutectic molten layer is formed; the eutectic molten layer is formed on the two ceramic-based PCB boards 100.
  • the lines and nodes of the printed circuit are electrically and mechanically coupled by eutectic melting; likewise, the respective thermally conductive metal faces of the two ceramic-based PCB boards 100 are electrically and mechanically coupled by eutectic melting.
  • whether there is electrical connection between each line and each node of the printed circuit of the ceramic-based PCB board 100 and the thermally conductive metal surface can be flexibly modified according to actual needs.
  • the thermally conductive metal face of the copper-clad region 125 is integrally electrically coupled to a local circuit function network or the electronic circuit footprint 128 in the electronic circuit footprint 128. That is, the copper-clad region 125 may have electrical characteristics in addition to the functions of heat conduction and heat dissipation.
  • the copper-clad region 125 can be coupled to a ground network in the electronic circuit footprint 128 to impart electrical characteristics to the copper-clad region 125 to be grounded.
  • the copper-clad area 125 can also be connected to different electrical networks in the electronic circuit of the electronic circuit printing area 128 to achieve better circuit realization effects.
  • the The electronic circuitry of the electronic circuit footprint 128 and the thermally conductive metal surface of the copper-clad region 125 are fully electrically coupled to form a shield.
  • an isolation region 127 for electrical insulation is disposed between the electronic circuit printed region 128 and the copper-clad region 125, and the cover layer 130 is not disposed on the isolation region 127.
  • the ratio of the electronic circuit printing area 128 and the copper-clad area 125 to the entire intermediate layer 120 can be arranged according to the actual heat conduction requirement.
  • the main purpose of the copper-clad area 125 is to conduct heat, and thus heat conduction.
  • the remaining intermediate layer regions may be entirely covered to form a large area of copper regions 125 to improve thermal conductivity.
  • the electronic circuit footprint 128 includes a high power density component mounting area 1283 for setting high power density components, a control circuit area 1285 for setting control circuitry, and power for routing power electronics. Electronic circuit area 1287.
  • the outer surface of the intermediate layer 120 further includes a solid for attaching the chip components. Crystal area.
  • the multilayer ceramic printed circuit board 50 includes a three-layer ceramic printed circuit board; the three-layer ceramic printed circuit board consists of an intermediate ceramic-based PCB board 100 and two ceramic-based PCBs
  • the plate 100 is eutectic melt-clad; the intermediate layer 120 is disposed on the base A surface 112 and the base B surface 114 of the ceramic base layer 110 of the intermediate ceramic-based PCB board 100, and the substrate A is
  • the cover layer 130 is disposed on the intermediate layer 120 of the 112 and the intermediate layer 120 on the base B surface 114 to accommodate the base A surface 112 and the base B surface 114 of the same ceramic substrate PCB 100.
  • the case of replacing another ceramic-based PCB board 100 is repeated.
  • the multilayer ceramic printed circuit board 50 includes a multilayer ceramic printed circuit board 50 having a layer number of four or more layers; the multilayer ceramic printed circuit board 50 includes at least four ceramic-based PCBs a multi-layer ceramic printed circuit board 50 is formed between each of the ceramic-based PCB boards 100 by means of a eutectic fusion between the respective cover layer 130 and the facing layer 130; The number of layers of the multilayer ceramic printed circuit board 50 corresponds to the number of the ceramic-based PCB boards 100.
  • the eutectic material coated by the two layers facing the eutectic layer is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Any of Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy or Sn-Pb tin lead alloy.
  • the eutectic material can also be replaced with other materials having eutectic properties suitable for eutectic soldering.
  • eutectic materials have different eutectic temperatures depending on the composition of their eutectic materials; the usual eutectic temperature ranges from 200 degrees Celsius to 400 degrees Celsius; and some eutectic materials have eutectic temperatures between 100 degrees Celsius and 200 degrees Celsius; There are also eutectic materials with eutectic temperatures ranging from 400 degrees Celsius to 800 degrees Celsius. Among them, some eutectic materials such as Au-Sn gold-tin alloy have a eutectic temperature between 300 and 330 degrees Celsius. The temperature can be 310 or 320 degrees Celsius.
  • the eutectic material of the double-sided facing cladding layer 130 participating in the eutectic soldering wherein the eutectic material covered by the cladding layer 130 is Au-Sn gold tin alloy, Au-Si gold silicon eutectic Any one of a material, an Au-Ge gold-niobium alloy, an Ag-Sn silver-tin alloy, a Sn-Bi tin-bismuth alloy, a Sn-In tin-indium alloy, or a Sn-Pb tin-lead alloy; and the other of the cladding layers 130-coated eutectic material is a single layer of gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium Li, palladium Pd or aluminum Al; or the other said
  • the eutectic material coated by the cladding layer 130 is any one of gold Au, tin Sn, silicon Si, silver
  • gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium may be uniformly coated under the molten cladding soldering surface. Any one or two or more of alternating layers of Li, lead Pb, aluminum Al, palladium Pd, and aluminum Al.
  • the above-mentioned single material participating in the eutectic fusion welding can be replaced with any conventional metal material or semiconductor material.
  • the two facing layers 130 of the two sides facing each other in the eutectic soldering are uniformly and separately coated with a single layer or a plurality of layers of gold Au, tin Sn, silicon Si. a silver Ag, ⁇ Ge, ⁇ Bi, indium In, palladium Pd or lead Pb elemental material; two of the facing layers 130 participating in the eutectic welding, each of which is used for the surface of the fusion cladding
  • the eutectic material is two different materials; the two materials are melt-clad to form Au-Sn gold-tin alloy, Au-Si gold-silicon eutectic layer, Au-Ge gold-bismuth alloy during eutectic soldering.
  • any of Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy, and Sn-Pb tin-lead alloy in the cladding welding surface of the two opposing cladding layers 130 participating in the eutectic fusion welding: one side is uniformly covered with a single layer or alternating layers of gold Au, tin Sn, silicon Si, silver Ag, ⁇ Ge , ⁇ Bi, indium In, palladium Pd or lead Pb; the other side is uniformly coated with a single layer or alternating layers of gold Au, tin Sn, silicon Si, silver Ag, ⁇ Ge, ⁇ Bi, indium In, palladium Pd or Lead Pb; one of the two bonding surfaces of the opposite cladding layers 130 is evenly coated with a material of type A, and the other side is uniformly covered with a material B, the material of the type A and the material of the type B In the case of eutec
  • the mass percentage of gold Au is 80.0%, and the mass percentage of tin Sn is 20.0%.
  • the eutectic temperature was 280 ° C, that is, the melting point of the eutectic soldering was 280 ° C.
  • the mass percentage of silver Ag is 3.5%, and the mass percentage of tin Sn is 96.5%.
  • the mass percentage of gold Au is 88.0%, and the mass percentage of yGe is 12.0%.
  • the eutectic temperature was 356 ° C, that is, the melting point of the eutectic soldering was 356 ° C.
  • the mass percentage of gold Au is 97.0%, and the mass percentage of silicon Si is 3.0%.
  • the eutectic temperature was 370 ° C, that is, the melting point of the eutectic soldering was 370 ° C.
  • the eutectic material is in addition to the aforementioned Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, and Sn-In.
  • it may be any other eutectic composite material having eutectic properties.
  • eutectic materials with different eutectic temperatures can be selected.
  • the multilayer ceramic PCB board using the two eutectic materials can withstand higher temperatures and enable multiple layers.
  • the application range of ceramic plates is further expanded.
  • the substrate after eutectic of Au-Si gold-silicon eutectic material can withstand a reflow process of up to 280 degrees.
  • a eutectic clad material with better co-melting properties with the secondary soldering clad material for example, silver-containing solder Sn-Ag, which is easy to be coated with the plating layer.
  • Silver end face bonding; gold-containing, indium-containing alloy solders are easily bonded to the gold-containing end faces of the plating.
  • the ceramic base layer 110 is made of a highly thermally conductive ceramic material having a thermal conductivity of 2 W/m ⁇ K or more; the ceramic material for forming the ceramic base layer 110 includes aluminum oxide and aluminum nitride. And silicon nitride and cerium oxide, wherein the ceramic base layer 110 is a ceramic obtained by sintering one or a mixture of two or more of the above three materials.
  • the thermal conductivity of the substrate of aluminum oxide or aluminum nitride is much higher than that of the conventional FR4 epoxy glass cloth laminate and other ceramic ceramic laminates; the substrate insulation of aluminum oxide or aluminum nitride The strength is also much higher than the insulation strength of the aluminum-based laminate.
  • the ceramic base layer 110 of the plurality of ceramic-based PCB boards 100 that are overlapped with each other may be made of the same material; or the ceramic base layer 110 of the plurality of ceramic-based PCB boards 100 that are overlapped with each other
  • the materials are different; the materials used for the different ceramic substrate layers 110 are selected according to the thermal and insulating requirements of the different layers.
  • the thickness of the cover layer 130 in the above various embodiments is 2 micrometers to 100 micrometers; in a typical application, the thickness of the overlay layer 130 is preferably set at 2 micrometers to 20 micrometers or 3 micrometers to 20 micrometers. Micron.
  • the method for manufacturing the foregoing multilayer ceramic printed circuit board includes the following steps, A1: uniforming on the lines and nodes of the printed circuit of the electronic circuit printed area 128 of the intermediate layer 120 of the ceramic-based PCB board 100 Covering eutectic material, And/or the thermally conductive metal surface of the copper-clad region 125 of the intermediate layer 120 of the ceramic-based PCB board 100 is uniformly coated with a eutectic material on the lines and nodes of the printed circuit of the intermediate layer 120 and/or Or forming a clad layer 130 on the surface of the thermally conductive metal; before the covering of the clad layer 130, the intermediate layer 120 of the ceramic-based PCB board 100 is provided with an electronic circuit printed area printed with printed circuit 128 and a heat-conducting metal surface for the heat conduction and heat dissipation of the intermediate layer covering a large area, that is, a copper-clad area 125;
  • A2 The bonding layers 130 of at least two ceramic-based PCB boards 100 are pressed together, heated together to the eutectic temperature of the eutectic material used, and eutectic fusion lamination is performed to fuse and bond the ceramic-based PCB boards 100.
  • An integrated multilayer ceramic printed circuit board 50 when the number of the ceramic-based PCB boards 100 is plural, each of the ceramic-based PCB boards 100 is opposed to each other by the respective cover layer 130
  • the eutectic fusion cladding between the cladding layers 130 forms a multilayer ceramic printed circuit board 50; the number of layers of the multilayer ceramic printed circuit board 50 corresponds to the number of the ceramic-based PCB boards 100.
  • the temperature range of the eutectic soldering involved may be between 100 ° C and 800 ° C, and may also be between 200 ° C and 400 ° C. Generally, the preferred range is between 300 ° C and 330 ° C. The specific temperature may be 310 ° C or 320 ° C. Such a temperature range is compatible with existing PCB processes, and is suitable for large-scale production, avoiding the conventional multilayer ceramic printed circuit board 50 High temperature and complex process methods in the manufacturing process.
  • the multilayer ceramic printed circuit board 50 of the present invention has good thermal conductivity, high thermal conductivity and dielectric strength, and is particularly suitable for packaging of power devices such as MOSFETs, IGBTs, and LEDs, and is also suitable for high power CPU/ The packaging of MPU/GPU integrated circuits, as well as the application of integrated power module IPM and optical engine power modules.
  • Figure 11 shows the circuit schematic of a full-bridge module of a MOSFET.
  • the full bridge module of the MOSFET is easy to implement, but the integrated control part usually requires another independent PCB board implementation.
  • a multilayer ceramic circuit with high thermal conductivity is used, a complicated control circuit can also be realized on the same ceramic substrate.
  • the MOSFET die is directly soldered to the ceramic board, and the control circuit is integrated with the MOSFET; even if necessary, the rectifying sections are integrated to greatly reduce the module size. Due to the high insulation properties and high thermal conductivity of the ceramic circuit of the present invention, the heat conduction heat sink of the MOSFET can be integrated to improve reliability.
  • a multilayer ceramic printed circuit board as shown in FIGS. 12 to 15 is employed, and an embodiment of the multilayer ceramic printed circuit board is used.
  • two ceramic-based PCB boards 100 are used: a III-1 ceramic-based PCB board 231 and a III-2 ceramic-based PCB board 232, respectively, the III-1 ceramic-based PCB board 231 and the III-2 ceramic
  • the base PCB board 232 is joined to form another double layer ceramic printed circuit board 52 by eutectic bonding.
  • the electronic circuit printed area 128 includes a high power density for setting high power density components.
  • the high power density component fixing area is a MOSFET bare crystal fixed area, and the power circuit is specifically a rectifying line.
  • the actual high power density component fixing area 1283, the control line area 1285, and the power electronic circuit area 1287 are widely divided, and the actual device characteristics are required. Make the layout.
  • the four-layer ceramic printed circuit board 54 includes four ceramic-based PCB boards 100, which are respectively an IV-1 ceramic-based PCB board 441, and an IV-2 The ceramic-based PCB board 442, the IV-3 ceramic-based PCB board 443, and the IV-4 ceramic-based PCB board 444; the IV-2 ceramic-based PCB board 442 and the I-1 ceramic-based PCB board 221 and the
  • the IV-3 ceramic-based PCB board 443 is eutectic-fused by the corresponding cladding layer 130, and the IV-3 ceramic-based PCB board 443 and the IV-4 ceramic-based PCB board 444 are also passed through the corresponding coating.
  • the layer 130 is eutectic melt-clad to form the four-layer ceramic printed circuit board 54.
  • RGBW sources are used for stage lighting. Due to the requirement of light distribution at a small angle, it is desirable that the light-emitting surface be as small as possible and the power density be as large as possible.
  • the existing method is to closely mount the RGBW chip LED on the PCB. Due to the complicated circuit, a multi-layer board is required to meet the requirements.
  • the existing MCPCB-metal core printed circuit board can only be used as a double panel, which can not meet the wiring requirements, and the thermal conductivity is only 0.8W/m ⁇ K-3W/mk; other materials PCBs have a very low thermal conductivity (thermal conductivity ⁇ 1 W/m ⁇ K), and the lifetime of the lamps used in such lamps is greatly reduced.
  • the multi-layer ceramic circuit board of the present invention is utilized, and the inverted R, G, B, and W color LED chips are respectively soldered to corresponding positions on a 13.5 mm ⁇ 13.5 mm multilayer ceramic substrate, and the chip size is 45mil ⁇ 45mil (that is, 1.14 mm ⁇ 1.14 mm), the light-emitting surface is only 4.73 mm ⁇ 4.73 mm, which solves this problem well.
  • 16 and 17 are respectively a schematic projection view and a top view of an application substrate of a four-channel RGBW COB-LED light source, and it is seen that four kinds of LED chips of red, green, blue and white are integrated on one application substrate, each of which The color LED chip has respective positive and negative electrode pads and respective die bonding pads, that is, solid crystal regions.
  • four ceramic-based PCB boards 100 are collectively provided with complete electronic circuits; and four ceramic-based PCB boards 100 are preferably made of an AlN ceramic-based circuit board having a thickness of 0.254 mm.
  • the four ceramic-based PCB boards 100 are referred to as an IV-1 ceramic-based PCB board 441, an IV-2 ceramic-based PCB board 442, an IV-3 ceramic-based PCB board 443, and an IV-4 ceramic-based PCB board 444, respectively.
  • the IV-1 ceramic-based PCB board 441, the IV-2 ceramic-based PCB board 442 And the IV-3 ceramic-based PCB board 443 is provided with metal holes 118 for electrical connection between the arranged electronic circuits on the respective ceramic-based PCB boards.
  • the IV-4 ceramic-based PCB board 444 is disposed at the bottom layer, and no metal hole 118 is disposed thereon.
  • the intermediate layer 120 disposed on the substrate A face 112 of the IV-1 ceramic-based PCB board 441 includes positive and negative electrode pads, LED solid crystal pads, and electronic circuits for electrical connection.
  • Figure 19 shows a base B surface 114 of the IV-1 ceramic-based PCB board 441; a base substrate A surface 112 and a base B surface 114 of the IV-2 ceramic-based PCB board 442 shown in Figures 20 and 21; The base substrate A face 112 and the base B face 114 of the IV-3 ceramic-based PCB board 443 shown in FIGS. 22 and 23; the base substrate A face 112 of the IV-4 ceramic-based PCB board 444 shown in FIG.
  • the intermediate layer 120 disposed on each of the six faces includes an electronic circuit printing area 128 for printing electronic circuits, a copper-clad area 125 for covering the non-electronic circuit printing area, and for isolating the electronic circuit
  • the printed area 128 and the isolation area 127 of the copper-clad area 125 is sometimes referred to as an area copper, and the heat transfer and heat dissipation performance is improved by a large area of copper.
  • the first layer 120 of the six faces shown in FIGS. 19 to 24 is further provided with the cover layer 130, that is, the cover layer 130 is located above the intermediate layer 120; the cover layer 130 is a uniform A layer of crystalline material.
  • Each of the ceramic-based PCB boards 100 is laminated to form a multilayer ceramic printed circuit board 50 by eutectic soldering of the upper cladding layer 130.
  • the material of the overlay layer 130 is preferably AuSn80 gold tin alloy, preferably 6 microns thick; if the other two facing layers 130 to be covered are facing each other, one side is a gold tin alloy layer, and the other side may be infiltrated. A good single metal such as gold.
  • the base B surface 114 of the ceramic base layer 110 of the IV-1 ceramic-based PCB board 441 shown in FIG. 19 is opposed to the base A surface 112 of the ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 shown in FIG. Covering, the cladding joint between the two ceramic-based PCB boards is realized by the lamination layer 130.
  • the base B face 114 of the ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 shown in FIG. 21 is opposite to the base A of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 shown in FIG.
  • the surface 112 is laminated, and the cladding joint of the IV-2 ceramic-based PCB board 442 and the IV-3 ceramic-based PCB board 443 is realized by the cover layer 130.
  • the base B face 114 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 shown in FIG. 23 is opposite to the base A of the ceramic base layer 110 of the IV-4 ceramic-based PCB board 444 shown in FIG.
  • the face 112 is laminated, and the cover joint of the IV-3 ceramic-based PCB board 443 and the IV-4 ceramic-based PCB board 444 is realized by the cover layer 130.
  • four ceramic-based PCB boards 100 may be pressed together for eutectic soldering; or two ceramic-based PCB boards 100 may be first melted into two-layer ceramics.
  • a printed circuit board; the two double-layer ceramic printed circuit boards produced are melt-clad or by means of through-holes on the ceramic-based PCB board 100
  • a four-layer ceramic printed circuit board 54 is obtained by riveting the metal rivets.
  • three ceramic-based PCB boards 100 may be pressed together for eutectic soldering; or two ceramic-based PCB boards 100 may be first melted into two-layer ceramics.
  • a printed circuit board is obtained by re-melting a double-layer ceramic printed circuit board or riveting a ceramic-based PCB board 100 with a metal rivet to obtain a three-layer ceramic printed circuit board.
  • the base B surface 114 of the ceramic base layer 110 of the IV-4 ceramic-based PCB board 444 is provided with only a copper-clad region 125 for covering the non-electronic circuit printed area, and a large area of copper is coated to improve
  • the heat conduction and heat dissipation performance of the substrate can also be used for fixed welding of the light source.
  • the copper-clad area 125 is used as a light source mounting fixing surface, and the surface treatment can be simply treated as copper oxide or copper-plated gold; of course, the copper-clad area 125 can also be covered with a cladding layer for eutectic fusion welding. 130, after the eutectic melting, the eutectic bonding with other components is realized.
  • each ceramic-based PCB board is accurately stacked together by positioning holes or other positioning methods, and heated to 300-320 ° C to heat up to reach Au-Sn80 eutectic temperature, each ceramic-based PCB
  • the eutectic melting between the cladding layers 130 of the board welds each of the ceramic-based PCB boards into an integrated multilayer ceramic circuit board.
  • the copper thickness is 2 ounces
  • the thermal conductivity of aluminum nitride ceramics is 170 W/m ⁇ K
  • the thermal conductivity of gold-tin alloy is 57 W/m ⁇ K
  • the uncovered portion of the line gap is calculated.
  • the theoretical thermal conductivity is >120 W/m ⁇ K, much higher than the thermal conductivity of other multilayer boards.
  • the cover layer not only facilitates the interlayer connection of the multilayer ceramic printed circuit board by eutectic soldering, but also improves the thermal conductivity of the electronic circuit printed area; the copper layer of the intermediate layer and the copper-clad area The upper cladding layer further improves the thermal conductivity of the multilayer ceramic printed circuit board; the ceramic base material of the ceramic base PCB is made of any of aluminum oxide, aluminum nitride, silicon nitride and tantalum oxide. One or more mixtures with good thermal conductivity and dielectric strength.
  • the bonding layer on the electronic circuit printing area and the copper-clad area greatly improves the thermal conductivity of the multilayer ceramic printed circuit board while achieving interlayer connection; the ceramic base layer has good thermal conductivity and dielectric strength,
  • the multilayer ceramic printed circuit board of the present invention has excellent thermal conductivity and is suitable for applications with high power and high heat flux density.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A multi-layer ceramic printed circuit board (50) comprises at least two ceramic base PCB boards (100) covering each other; the ceramic base PCB boards (100) comprise a ceramic base layer (110) for heat conduction and/or dissipation and electrical insulation, an intermediate layer (120) for printing an electronic circuit and/or laying a heat-conducting metal face and a cover layer (130) composed of an eutectic material having an eutectic melting property; and the ceramic base PCB boards(100) are fitted to one another face to face and heated, and are welded into the multi-layer ceramic printed circuit board (50) by means of the cover layer (130) thereon through eutectic melting. The cover layer (130) above the printed electronic circuit and/or the laid heat-conducting metal face realises mechanical and electrical connection between layers through eutectic melting covering. The structure and manufacturing process of the multi-layer ceramic printed circuit board (50) greatly improve the heat-conduction performance of the multi-layer ceramic printed circuit board (50). The ceramic base layer (110) has very good heat-conduction performance and insulating strength, so the multi-layer ceramic printed circuit board (50) has very good heat-conduction performance and is suitable for high efficiency and high heat flow density application scenarios.

Description

多层陶瓷印制电路板及其制造方法Multilayer ceramic printed circuit board and manufacturing method thereof 技术领域Technical field
本发明涉及半导体电路封装和应用领域,尤其涉及电力电子技术的高功率密度半导体电路装置使用的多层陶瓷印制电路板及其制造方法,特别是涉及耐高温、适用于高导热要求、高电压和高功率密度应用的多层陶瓷印制电路板及其制造方法。The present invention relates to the field of semiconductor circuit packaging and application, and particularly relates to a multilayer ceramic printed circuit board used in a high power density semiconductor circuit device of power electronic technology and a manufacturing method thereof, in particular to a high temperature resistant, high heat conduction requirement, high voltage And multilayer ceramic printed circuit boards for high power density applications and methods of making same.
背景技术Background technique
现有技术最常见的是合成树脂材质的印制电路载板,如FR-4环氧玻璃布层压板,其中FR-4是一种阻燃材料等级的代号,所代表的意思是,该种树脂材料经历燃烧状态后能够自行熄灭。虽然可以把FR-4中的FR理解为FRP,即fibre reinforced plastics“纤维增强塑料”的缩略写法,但它不是材料名称,而是一种材料等级,因此目前一般电路板所用的FR-4等级材料就有非常多的种类,但是多数都是以环氧树脂加上填充剂以及玻璃纤维布所做出来的复合材料。环氧玻璃布层压板在高温下机械强度高,高湿度下电性能稳定,但是在一些大电流、高电压、大功率半导体电路装置的应用中,其稳定性、绝缘强度、热膨胀系数和导热特性仍然不敌陶瓷基电路载板。尤其是在现今的半导体电路应用中,由于集成度提高,带来高功率密度、高热流密度的需求,对普通的封装基板和应用基板来说,承受高功率密度、高热流密度是极大的挑战,难以胜任。且载板材料和硅的热膨胀差值难以搭配。多层印制电路板在制作时,各单层的印制电路板之间的联接通常是通过树脂材料粘合实现机械联接,但是这些树脂材料不具备电力电子技术要求的全部物理特征,同时导热系数也偏低,在高功率密度的应用场合并不适用。The most common technology in the prior art is a printed circuit board made of synthetic resin, such as FR-4 epoxy glass cloth laminate, in which FR-4 is a code name of a flame retardant material, which means that the species The resin material can be self-extinguishing after it has undergone combustion. Although the FR in FR-4 can be understood as FRP, which is the abbreviation of fibre reinforced plastics, it is not a material name, but a material grade, so FR-4 is currently used in general circuit boards. There are many types of graded materials, but most are composites made with epoxy plus filler and fiberglass cloth. Epoxy glass cloth laminates have high mechanical strength at high temperatures and stable electrical properties at high humidity, but in some applications of high current, high voltage, high power semiconductor circuit devices, their stability, dielectric strength, thermal expansion coefficient and thermal conductivity. Still not good for ceramic-based circuit carriers. Especially in today's semiconductor circuit applications, due to the increased integration, high power density, high heat flux density requirements, high power density and high heat flux density are common for common package substrates and application substrates. Challenge, hard to handle. Moreover, the difference in thermal expansion between the carrier material and silicon is difficult to match. When manufacturing a multi-layer printed circuit board, the connection between the single-layer printed circuit boards is usually mechanically bonded by resin material bonding, but these resin materials do not have all the physical characteristics required by power electronics technology, and heat conduction. The coefficient is also low and is not suitable for high power density applications.
现有技术采用陶瓷载板的印制电路板,其基底陶瓷材料的物理化学稳定性,具有高耐热性、高绝缘强度和低热膨胀系数,尤其是氧化铝陶瓷基电路载板在电绝缘部分采用了与硅元素材料热膨胀系数相当接近的氧化铝陶瓷,使得在进行通孔时,可以实现更高配线密度的目标,因此陶瓷基板的出现克服了合成树脂印制电路基板难以克服的缺点。The prior art printed circuit board using a ceramic carrier board, the physicochemical stability of the base ceramic material, high heat resistance, high dielectric strength and low thermal expansion coefficient, especially the alumina ceramic-based circuit carrier in the electrically insulating portion The alumina ceramic which is quite close to the thermal expansion coefficient of the silicon material is used, so that the target of higher wiring density can be achieved when the through hole is formed. Therefore, the appearance of the ceramic substrate overcomes the disadvantage that the synthetic resin printed circuit board is difficult to overcome.
现有技术多层陶瓷印制电路板的制作,通常采用陶瓷坯料烧制法,首先将原材料的陶瓷粉、合成树脂、有机溶剂等等,利用球状粉碎器混合调制,直到混合液体形成牛奶状的陶瓷材料;接下来进行薄片成形,让陶瓷材料成型为绿带,导线则是利用金属钨W的粉末与有机载体混合之浆剂印制在绿带上,做成配线;利用了陶瓷绿带的易加工性,可以在绿带内的任意位置穿孔,透过在孔内部埋入导电体,实现多层板的层间导通;接着经过共烧、镀镍、针的硬焊、镀金等一连串的步骤完成;最后再把积层中的导体和陶瓷同步进行烧结 的动作,而完成陶瓷基电子电路板的制作流程。在整个制程中,最重要的步骤是绿带的成型,以及同步烧结的技术;在多片陶瓷坯料上及通孔内设置高熔点金属如钼Mu和钨W制作导体金属图形,与高导电金属铜Cu烧结在一起而成为多层陶瓷电路板。所述多层陶瓷电路板的烧结工艺复杂,难以大批量生产应用,且工艺精度差,无法做精细电路;高熔点金属与铜的结合力差,留有可靠性隐患,且导热系数低。The prior art multilayer ceramic printed circuit board is usually produced by a ceramic blank firing method. First, the ceramic powder of the raw material, the synthetic resin, the organic solvent, and the like are mixed and prepared by a ball pulverizer until the mixed liquid forms a milky shape. Ceramic material; next, sheet forming, the ceramic material is formed into a green belt, and the wire is printed on the green belt by using a powder of metal tungsten W mixed with an organic carrier to form a wiring; using a ceramic green belt Easy to process, can be perforated at any position in the green belt, through the embedded inside the hole to achieve interlayer conduction of the multilayer board; then through co-firing, nickel plating, needle brazing, gold plating, etc. A series of steps are completed; finally, the conductors in the laminate and the ceramic are sintered simultaneously. The action is completed while the ceramic-based electronic circuit board is completed. In the whole process, the most important steps are the formation of green belt and the technology of simultaneous sintering. High-melting-point metals such as molybdenum Mu and tungsten W are formed on the plurality of ceramic blanks and through holes to form conductor metal patterns and highly conductive metals. Copper Cu is sintered together to form a multilayer ceramic circuit board. The sintering process of the multilayer ceramic circuit board is complicated, it is difficult to mass-produce and apply, and the process precision is poor, and the fine circuit cannot be made; the combination of the high melting point metal and the copper is poor, leaving a reliability hazard and the thermal conductivity is low.
名词解释:Glossary:
共晶:是指在相对较低的温度下共晶焊料发生共晶物熔合的现象,共晶是在低于任一种组成物熔点的温度下所有成分的融合。共晶材料直接从固态变到液态,而不经过塑性阶段,是一个液态同时生成两个固态的平衡反应。其熔化温度称共晶温度。共晶材料具有特定的凝固点,共晶材料的基本特性是:两种不同的金属或半导体或非金属可在远低于各自的熔点温度下按一定重量比例形成共晶融合材料;这是共晶材料与其他非共晶材料最显著的差别。Eutectic: refers to the phenomenon in which a eutectic fusion occurs at a relatively low temperature, and the eutectic is a fusion of all components at a temperature lower than the melting point of any one of the compositions. The eutectic material changes directly from solid to liquid without passing through the plastic phase, and is a liquid state that simultaneously produces two solid equilibrium reactions. Its melting temperature is called the eutectic temperature. The eutectic material has a specific freezing point. The basic characteristics of the eutectic material are: two different metals or semiconductors or non-metals can form a eutectic fusion material at a temperature ratio well below the respective melting temperatures; this is a eutectic The most significant difference between materials and other non-eutectic materials.
共晶焊接:共晶焊接又称低熔点合金焊接,是利用共晶原理,使两种不同的金属或半导体或非金属在远低于各自的熔点温度下按一定重量比例形成共晶融合状态后冷却形成共融晶体,实现两个焊接面之间的共晶结合。Eutectic soldering: eutectic soldering, also known as low-melting alloy soldering, uses eutectic principles to allow two different metals or semiconductors or nonmetals to form a eutectic fusion state at a temperature ratio well below their respective melting temperatures. Cooling forms a eutectic crystal that achieves eutectic bonding between the two weld faces.
例如:在微电子器件中最常用的共晶焊是把硅芯片焊到镀金的底座或引线框上去,即“金-硅共晶焊”。如所周知,金的熔点1063℃,而硅的熔点更高,为1414℃。但是如果按照重量比为2.85%的硅和97.15%的金组合,就能形成熔点为363℃的共晶合金体。这就是金硅共晶焊的理论基础。金-硅共晶焊的焊接过程是指在—定的温度(高于363℃)和一定的压力下,将硅芯片在镀金的底座上轻轻揉动摩擦,擦去界面不稳定的氧化层,使接触表面之间熔化,由两个固相形成—个液相。冷却后,当温度低于金硅共熔点363℃时,由液相形成的晶粒形式互相结合成机械混合物金-硅共融晶体,从而使硅芯片牢固地焊接在底座上,并形成良好的低电阻欧姆接触。For example, the most common eutectic soldering in microelectronic devices is to solder a silicon chip to a gold-plated base or leadframe, or "gold-silicon eutectic solder." As is well known, gold has a melting point of 1063 ° C and silicon has a higher melting point of 1414 ° C. However, if a combination of silicon of 2.85% by weight and gold of 97.15% is used, a eutectic alloy body having a melting point of 363 ° C can be formed. This is the theoretical basis of gold-silicon eutectic soldering. The welding process of gold-silicon eutectic welding means that the silicon chip is gently rubbed on the gold-plated base at a constant temperature (above 363 ° C) and a certain pressure, and the unstable oxide layer is wiped off. The contact surfaces are melted and a solid phase is formed by two solid phases. After cooling, when the temperature is lower than the 359 ° C of the eutectic point of gold and silicon, the crystal forms formed by the liquid phase are combined with each other to form a mechanical mixture of gold-silicon co-melt crystals, so that the silicon chip is firmly welded on the base and formed into a good Low resistance ohmic contact.
氮化硅:其英文是Silicon nitride;Si3N4陶瓷是一种共价键化合物,基本结构单元为[SiN4]四面体,硅原子位于四面体的中心,在其周围有四个氮原子,分别位于四面体的四个顶点,然后以每三个四面体共用一个原子的形式,在三维空间形成连续而又坚固的网格结构。氮化硅的很多性能都归结于此结构。Si3N4热膨胀系数低、导热率高,故其耐热冲击性极佳。Silicon nitride: The English is Silicon nitride; Si 3 N 4 ceramic is a covalent bond compound, the basic structural unit is [SiN 4 ] tetrahedron, the silicon atom is located in the center of the tetrahedron, and there are four nitrogen atoms around it. , respectively located at the four vertices of the tetrahedron, and then form a continuous and solid grid structure in three-dimensional space in the form of one atom for every three tetrahedrons. Many of the properties of silicon nitride are attributed to this structure. Si 3 N 4 has a low thermal expansion coefficient and a high thermal conductivity, so its thermal shock resistance is excellent.
氮化铝:其英文是Aluminum nitride,缩写为AIN;共价键化合物,属于六方晶系,铅锌矿型的晶体结构,呈白色或灰白色。氮化铝是原子晶格,属类金刚石氮化物,最高可 稳定到2200℃。室温强度高,且强度随温度的升高下降较慢、导热性好,热膨胀系数小,是良好的耐热冲击材料。抗熔融金属侵蚀的能力强,氮化铝还是电绝缘体,介电性能良好,是陶瓷电路载板的优选材料之一。Aluminum nitride: Its English is Aluminum nitride, abbreviated as AIN; covalent bond compound, belonging to the hexagonal crystal system, the crystal structure of lead-zinc mineral type, white or grayish white. Aluminum nitride is an atomic lattice and is a diamond-like nitride. Stable to 2200 ° C. The room temperature strength is high, and the strength decreases slowly with the increase of temperature, the thermal conductivity is good, and the thermal expansion coefficient is small, which is a good thermal shock resistant material. It has strong ability to resist molten metal erosion. Aluminum nitride is also an electrical insulator with good dielectric properties. It is one of the preferred materials for ceramic circuit carriers.
三氧化二铝:也就是氧化铝,化学符号:Al2O3,纯净氧化铝是白色无定形粉末,俗称矾土,密度3.9-4.0g/cm3,熔点2050℃、沸点2980℃,不溶于水,为两性氧化物,能溶于无机酸和碱性溶液中,主要有α型和γ型两种变体,工业上可从铝土矿中提取。在α型氧化铝的晶格中,氧离子为六方紧密堆积,铝离子对称地分布在氧离子围成的八面体配位中心,晶格能很大,故熔点、沸点很高。α型氧化铝不溶于水和酸,工业上也称铝氧,是制金属铝的基本原料;也用于制各种耐火砖、耐火坩埚、耐火管、耐高温实验仪器;还可作研磨剂、阻燃剂、填充料等;高纯的α型氧化铝还是生产人造刚玉、人造红宝石和蓝宝石的原料;还用于生产现代大规模集成电路的板基。Al2O3: also known as alumina, chemical symbol: Al 2 O 3 , pure alumina is a white amorphous powder, commonly known as alumina, density 3.9-4.0g/cm 3 , melting point 2050 ° C, boiling point 2980 ° C, insoluble Water, an amphoteric oxide, is soluble in inorganic acids and alkaline solutions. It is mainly composed of two types of α-type and γ-type, and can be industrially extracted from bauxite. In the crystal lattice of α-type alumina, the oxygen ions are hexagonally packed tightly, and the aluminum ions are symmetrically distributed in the octahedral coordination center surrounded by oxygen ions, and the lattice energy is large, so the melting point and boiling point are high. Α-type alumina is insoluble in water and acid, also known as aluminum oxide in industry. It is the basic raw material for making metal aluminum. It is also used in making various refractory bricks, refractory enamel, refractory tubes, high temperature resistant experimental instruments, and as an abrasive. , flame retardants, fillers, etc.; high-purity α-alumina is also the raw material for the production of artificial corundum, artificial ruby and sapphire; also used to produce the board base of modern large-scale integrated circuits.
导热系数:表征材料导热能力大小的物理量,单位是W/m·K,中文念作瓦每米每开。其数值是物体中单位温度降度,即1米厚的材料两侧温度相差1开氏温度时,单位时间内通过单位面积所传导的热量。Thermal conductivity: The physical quantity that characterizes the thermal conductivity of a material. The unit is W/m·K, which is written in Chinese per meter. The value is the unit temperature drop in the object, that is, the heat transferred by the unit area per unit time when the temperature difference between the two sides of the material of 1 m thick is 1 Kelvin.
本申请文件中所指的具备高导热系数,是指导热系数大于等于2W/m·K。The high thermal conductivity referred to in this document is a guide thermal coefficient greater than or equal to 2 W/m·K.
MOS为英文Complementary Metal-Oxide Semiconductor的缩写,中文含义为互补型金属氧化物半导体。MOS is the abbreviation of English Complementary Metal-Oxide Semiconductor, meaning Chinese is a complementary metal oxide semiconductor.
MOSFET为英文Metallic Oxide Semiconductor Field Effect Transistor的缩写,中文含义为金属氧化物半导体场效应晶体管。The MOSFET is an abbreviation of English Metallic Oxide Semiconductor Field Effect Transistor, meaning Chinese metal oxide semiconductor field effect transistor.
IGBT为英文Insulated Gate Bipolar Transistor的缩写,中文含义为绝缘栅双极型晶体管。IGBT is the abbreviation of English Insulated Gate Bipolar Transistor, Chinese meaning is insulated gate bipolar transistor.
CPU为英文Central Processing Unit的缩写,中文含义为中央处理器。The CPU is the abbreviation of English Central Processing Unit, meaning Chinese is the central processing unit.
GPU为英文Graphic Processing Unit的缩写,中文含义为图形处理器。The GPU is an abbreviation of Graphic Processing Unit in English, meaning Chinese is a graphics processor.
MPU为英文Micro Processor Unit的缩写,中文含义为微处理器。MPU is the abbreviation of English Micro Processor Unit, meaning Chinese is microprocessor.
IPM为英文Integrated Power Module的缩写,中文含义为集成功率模块。IPM is the abbreviation of English Integrated Power Module, meaning Chinese is the integrated power module.
PCB为英文Printed Circuit Board的缩写,中文含义为印制或印制电路板。PCB is the abbreviation of Printed Circuit Board in English, meaning Chinese is printed or printed circuit board.
LED为英文Light Emitting Diode的缩写,中文含义为发光二极管。LED is the abbreviation of English Light Emitting Diode, Chinese means LED.
COB为英文Chip On Board的缩写,中文含义为板上芯片;板上芯片封装是裸芯片贴装技术之一,半导体芯片交接贴装在印制电路板上,芯片与基板的电联接用引线键合方法实现,并用树脂覆盖以确保可靠性。 COB is the abbreviation of English Chip On Board. The Chinese meaning is the chip on board. The chip package on the chip is one of the bare chip placement technologies. The semiconductor chip is placed on the printed circuit board, and the electrical connection between the chip and the substrate is made with the wire bond. The method is implemented and covered with resin to ensure reliability.
COB光源:通过COB封装LED平面光源或集成光源又称COB光源;目前COB光源主要运用在室内外灯具照明中,如室内的射灯、筒灯、天花灯、吸顶灯、日光灯和灯带,室外的路灯、工矿灯、泛光灯及目前城市夜景的洗墙灯、发光字等。COB light source: LED planar light source or integrated light source is also called COB light source through COB; currently COB light source is mainly used in indoor and outdoor lighting, such as indoor spotlights, downlights, ceiling lights, ceiling lamps, fluorescent lamps and lamp strips, outdoor Street lamps, high bay lights, floodlights, wall lights, luminous characters, etc.
传统的印制电路包括的线路与图面(Pattern)中:线路是做为原件之间导通的工具,在设计上会另外设计大铜面作为接地及电源层。线路与图面是同时做出的。在本发明中的陶瓷基PCB板(100)上已经设置有线路与图面(Pattern)。In the traditional printed circuit, the circuit and the pattern are included: the circuit is used as a tool for conducting conduction between the original components, and a large copper surface is additionally designed as a grounding and power supply layer. The line and the drawing are made at the same time. A circuit and a pattern have been provided on the ceramic-based PCB board (100) of the present invention.
传统的印制电路中包括的介电层(Dielectric):用来保持线路及各层之间的绝缘性,俗称为基材;在本发明中的基材为陶瓷。A dielectric layer included in a conventional printed circuit: used to maintain insulation between a circuit and layers, commonly referred to as a substrate; the substrate in the present invention is a ceramic.
传统的印制电路中包括的孔(Through hole/via)通常为导通孔可使两层次以上的线路彼此导通,较大的导通孔则做为元器件插件用,另外有非导通孔(nPTH)通常用来作为表面贴装定位,组装时固定螺丝用;在本发明涉及的实施例中,部分陶瓷基PCB板上设置有导通孔,部分陶瓷基PCB板可以不设置导通孔,视具体多层陶瓷印制电路板中各陶瓷基PCB板的具体情况而定。The conventional hole in the printed circuit (Through hole/via) is usually a via hole to allow two or more layers to be electrically connected to each other, and the larger via hole is used as a component plug-in, and the non-conducting is also used. Holes (nPTH) are generally used as surface mount positioning for fixing screws during assembly; in the embodiment of the present invention, some ceramic-based PCB boards are provided with via holes, and some ceramic-based PCB boards may not be turned on. Holes, depending on the specific conditions of each ceramic-based PCB in a specific multilayer ceramic printed circuit board.
传统的印制电路中包括的防焊油墨(Solder resistant/Solder Mask):并非全部的铜面都要吃锡上零件,因此非吃锡的区域,会印一层隔绝铜面吃锡的物质(通常为环氧树脂),避免非吃锡的线路间短路。根据不同的工艺,分为绿油、红油、蓝油。本发明中最顶层和最底层的陶瓷基PCB板上也可以设置防焊油墨;但是在多层陶瓷印制电路板中设置的各陶瓷基PCB板之间并不会设置一层用于两个相邻陶瓷基PCB板固定联接并用于层间印制电路绝缘的绝缘层。在本发明中,多层陶瓷印制电路板中的各陶瓷基PCB板之间是通过共晶覆合材料的共晶熔融实现层间的固定联接,参与共晶覆合的覆合层与印制电子线路的中间层之间是可以电联接的。Solder resistant/Solder Mask included in traditional printed circuits: not all copper surfaces should be tinned, so areas that are not tinned will be printed with a layer of tin-free material. Usually epoxy resin) to avoid short circuits between lines that are not tinned. According to different processes, it is divided into green oil, red oil and blue oil. The solder resist ink may also be disposed on the topmost and bottommost ceramic-based PCB boards of the present invention; however, no layer is provided between the ceramic-based PCB boards disposed in the multilayer ceramic printed circuit board for two Adjacent ceramic-based PCB boards are fixedly coupled and used for insulating layers of interlayer printed circuit insulation. In the present invention, between the ceramic-based PCB boards in the multilayer ceramic printed circuit board, the eutectic melting of the eutectic cladding material is used to achieve the fixed connection between the layers, and the eutectic overlay layer and the printing are involved. The intermediate layers of the electronic circuit can be electrically connected.
传统的印制电路还涉及表面处理(Surface Finish):由于铜面在一般环境中,很容易氧化,导致无法上锡(焊锡性不良),因此会在要吃锡的铜面上进行保护。保护的方式有喷锡(HASL),化金(ENIG),化银(Immersion Silver),化锡(Immersion Tin),有机保焊剂(OSP),方法各有优缺点,统称为表面处理。本发明涉及的多层陶瓷印制电路板的表面可以采用传统表面处理方式处理。The conventional printed circuit also involves Surface Finish: since the copper surface is easily oxidized in a general environment, it is impossible to apply tin (poor solderability), so it is protected on the copper surface to be tinned. The protection methods include spray coating (HASL), gold (ENIG), silver (Immersion Silver), tin (Immersion Tin), and organic solder resist (OSP). The methods have their own advantages and disadvantages, collectively referred to as surface treatment. The surface of the multilayer ceramic printed circuit board to which the present invention relates can be treated by a conventional surface treatment.
发明内容Summary of the invention
本发明要解决的技术问题在于避免现有技术多层陶瓷电路板制作工艺复杂、精度差、导热系数低的不足之处而提出一种高导热性的多层陶瓷印制电路板。The technical problem to be solved by the present invention is to provide a multilayer ceramic printed circuit board with high thermal conductivity by avoiding the insufficiency of the prior art multilayer ceramic circuit board manufacturing process, the precision is poor, and the thermal conductivity is low.
本发明为解决所述技术问题采用的技术方案是一种多层陶瓷印制电路板,包括至少两 块相互覆合的陶瓷基PCB板;每一块所述陶瓷基PCB板包括陶瓷基底层、中间层和覆合层;所述陶瓷基底层用于导热和/或散热以及电绝缘;将所述陶瓷基底层相互在总体上平行的两表面分别称作基底A面和基底B面,所述中间层设置在所述基底A面上,或所述中间层设置在所述基底B面上;所述中间层用于印制电子线路和/或布设导热金属面;所述中间层包括用于印制电子线路的电子线路印制区和/或用于布设导热金属面的覆铜区,所述覆铜区在中间层大面积覆盖、实现导热和散热;所述覆合层为具有共晶熔融特性的共晶材料层;所述覆合层用于同另一块陶瓷基PCB板的另一所述覆合层共晶覆合并实现热传导或热传导及电连接;所述覆合层包括电子线路印制区覆合层和/或覆铜区覆合层;所述电子线路印制区覆合层均匀布覆于所述电子线路印制区的印制电子线路各线条和各节点上;所述覆铜区覆合层均匀布覆于所述覆铜区的导热金属面上;所述陶瓷基PCB板相向地两两贴合加热,借助其上的所述覆合层完成共晶焊接,从而将各该陶瓷基PCB板熔融覆合联接成为层数至少为两层的多层陶瓷印制电路板。The technical solution adopted by the present invention to solve the technical problem is a multilayer ceramic printed circuit board, including at least two a ceramic-based PCB board that is mutually overlapped; each of the ceramic-based PCB boards includes a ceramic base layer, an intermediate layer, and a cover layer; the ceramic base layer is used for heat conduction and/or heat dissipation and electrical insulation; The two surfaces of the base layer which are generally parallel to each other are respectively referred to as a base A surface and a base B surface, the intermediate layer is disposed on the surface of the substrate A, or the intermediate layer is disposed on the surface of the substrate B; The intermediate layer is used for printing electronic circuits and/or for laying a thermally conductive metal surface; the intermediate layer comprises an electronic circuit printing area for printing electronic circuits and/or a copper-clad area for laying a thermally conductive metal surface, the covering The copper region covers a large area in the intermediate layer to achieve heat conduction and heat dissipation; the cladding layer is a eutectic material layer having eutectic melting characteristics; the cladding layer is used for another of the other ceramic-based PCB boards The eutectic layer of the cladding layer is combined to realize heat conduction or heat conduction and electrical connection; the cladding layer comprises an overlay layer of the electronic circuit printing area and/or a cladding layer of the copper-clad area; the overlay layer of the electronic circuit printing area is uniform Printed electronic circuit covering the electronic circuit printing area a line and a node; the copper-clad laminate layer is evenly distributed on the heat-conducting metal surface of the copper-clad region; the ceramic-based PCB board is bonded to each other in opposite directions, and the cover is applied thereon The eutectic soldering is completed in combination to fuse the ceramic-based PCB boards into a multilayer ceramic printed circuit board having at least two layers.
所述各该陶瓷基PCB板需要覆合的两相向的中间层的印制电子线路和/或导热金属面的图形相互呈镜像对称,或至少大部分的印制电子线路和/或导热金属面的图形呈镜像对称;所述各该陶瓷基PCB板需要覆合的两相向的中间层的印制电子线路和/或导热金属面的图形不对称时,与该不对称部分印制电子线路和/或导热金属面相向的那面应是空白的陶瓷面,或与该不对称部分印制电子线路和/或导热金属面相向的那面是孤岛状的印制电子线路图形。The printed circuit and/or the thermally conductive metal surface of the two opposite intermediate layers of the ceramic-based PCB board need to be mirror-symmetrical to each other, or at least a majority of the printed electronic circuit and/or the thermally conductive metal surface. The pattern is mirror symmetrical; when the ceramic-based PCB board needs to be covered with two opposite intermediate layers, the printed circuit and/or the thermally conductive metal surface are asymmetric in pattern, and the asymmetric portion is printed on the electronic circuit and The surface on which the thermally conductive metal faces face should be a blank ceramic face, or the face opposite the printed portion of the asymmetrical portion of the printed circuit and/or the thermally conductive metal face is an island-shaped printed circuit pattern.
所述陶瓷基底层的基底A面和基底B面上均设置有所述中间层时,各该所述中间层上的印制电子线路和/或导热金属面通过所述陶瓷基底层上的金属孔电联接;所述金属孔包括被金属柱状物贯通填充的实心金属孔和或孔壁已被镀覆金属的金属化通孔。When the intermediate layer is disposed on both the base A side and the base B side of the ceramic base layer, the printed circuit and/or the thermally conductive metal surface on each of the intermediate layers passes through the metal on the ceramic base layer The holes are electrically coupled; the metal holes include solid metal holes that are filled through the metal pillars and metallized through holes that have been plated with metal.
所述多层陶瓷印制电路板包括三层陶瓷印制电路板;所述三层陶瓷印制电路板由中间的陶瓷基PCB板分别与与其两侧面的两块陶瓷基PCB板共晶熔融覆合而成;该中间的陶瓷基PCB板的陶瓷基底层的基底A面上和基底B面上均设置有所述中间层,并且在所述基底A面的中间层上和所述基底B面上的中间层上都布设所述覆合层,以适应同一块所述陶瓷基PCB板的基底A面上和基底B面上分别都再覆合另一块陶瓷基PCB板的情况。The multi-layer ceramic printed circuit board comprises a three-layer ceramic printed circuit board; the three-layer ceramic printed circuit board is eutectic-fused with two ceramic-based PCB boards on both sides thereof by an intermediate ceramic-based PCB board Forming the intermediate layer on the base A side and the base B side of the ceramic base layer of the intermediate ceramic-based PCB board, and on the intermediate layer of the base A side and the base B side The cover layer is disposed on the upper intermediate layer to accommodate the case where another ceramic-based PCB board is respectively covered on the base A surface and the base B surface of the same ceramic-based PCB board.
所述多层陶瓷印制电路板包括层数为四层以上的多层陶瓷印制电路板;该多层陶瓷印制电路板中包括至少四块陶瓷基PCB板,各该陶瓷基PCB板之间借助各自的所述覆合层和同其相向的所述覆合层之间的共晶熔融覆合形成多层陶瓷印制电路板;所述多层陶瓷印制 电路板的层数与所述陶瓷基PCB板的数量对应。The multilayer ceramic printed circuit board comprises a multilayer ceramic printed circuit board having a number of layers of four or more layers; the multilayer ceramic printed circuit board comprises at least four ceramic-based PCB boards, each of the ceramic-based PCB boards Forming a multilayer ceramic printed circuit board by eutectic fusion bonding between the respective cladding layers and the facing layers facing each other; the multilayer ceramic printing The number of layers of the circuit board corresponds to the number of the ceramic-based PCB boards.
所述覆铜区的导热金属面与所述电子线路印制区中印制电子线路的局部功能网络电联接,或所述覆铜区的导热金属面与所述电子线路印制区中的印制电子线路整体地有电联接。The thermally conductive metal surface of the copper-clad region is electrically coupled to a local functional network of the printed circuit in the electronic circuit printed region, or the thermally conductive metal surface of the copper-clad region and the printed portion of the electronic circuit printed region The electronic circuit has an electrical connection as a whole.
所述电子线路印制区和所述覆铜区之间还设置有用于电绝缘的隔离区,所述隔离区上不设置所述覆合层。An isolation region for electrical insulation is further disposed between the electronic circuit printed area and the copper-clad area, and the cover layer is not disposed on the isolation area.
所述电子线路印制区包括用于设置高功率密度部件的高功率密度部件固定区、用于设置控制电路的控制电路区和用于布設电力电子线路的电力电子线路区。The electronic circuit printed area includes a high power density component holding area for setting a high power density component, a control circuit area for setting a control circuit, and a power electronic circuit area for routing power electronic circuits.
参与共晶焊接的两面相向的所述覆合层布覆的共晶材料为Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金或Sn-Pb锡铅合金之任意一种。The eutectic material coated on the two layers facing the eutectic bonding is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Ag-Sn silver tin alloy, Any one of Sn-Bi tin antimony alloy, Sn-In tin indium alloy or Sn-Pb tin lead alloy.
参与共晶焊接的两面相向的所述覆合层,其中一所述覆合层布覆的共晶材料是Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金或Sn-Pb锡铅合金中的任意一种;其中另一所述覆合层布覆的共晶材料是单层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、钯Pd或铝Al;或者该另一所述覆合层布覆的共晶材料是金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、钯Pd抑或铝Al诸材料中任择两种或两种以上的交替布覆的多层结构。Participating in the eutectic soldering of the two layers facing the cladding layer, wherein one of the eutectic materials covered by the overlay layer is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy Any one of Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy or Sn-Pb tin-lead alloy; wherein the eutectic material coated by the other cladding layer is a single a layer of gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium Li, palladium Pd or aluminum Al; or another eutectic material coated by the other cladding layer It is a mixture of two or more kinds of gold Au, tin Sn, silicon Si, silver Ag, yGe, 铋Bi, indium In, nickel Ni, lithium Li, palladium Pd or aluminum Al. Layer structure.
参与共晶焊接的两面相向的两所述覆合层,互相有别地、分别均匀布覆有单层的或交替布覆多层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、钯Pd或铅Pb诸元素材料之一种;参与共晶焊接的两面相向的两所述覆合层,其各自用于熔融覆合的表层共晶材料是两种互不相同的材料;所述该两种材料在共晶焊接时,熔融覆合形成Au-Sn金锡合金、Au-Si金硅共晶层、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金,以及Sn-Pb锡铅合金中的任意一种。Two of the two overlapping layers that participate in the eutectic soldering are uniformly and individually coated with a single layer or a plurality of layers of gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, One of 元素Bi, indium In, palladium Pd or lead Pb element materials; two of the two layers of the eutectic bonding which are opposite to each other, and the surface eutectic materials for the fusion lamination are two The same material; the two materials are melt-clad to form Au-Sn gold-tin alloy, Au-Si gold-silicon eutectic layer, Au-Ge gold-bismuth alloy, Ag-Sn silver-tin alloy during eutectic soldering, Any of Sn-Bi tin antimony alloy, Sn-In tin indium alloy, and Sn-Pb tin-lead alloy.
所述Au-Sn金锡合金,按质量百分比计,其中含金Au80.0%±2.0%,其余为锡Sn。The Au-Sn gold-tin alloy, in terms of mass percentage, contains gold Au 80.0% ± 2.0%, and the balance is tin Sn.
所述Ag-Sn银锡合金,按质量百分比计,其中含锡Sn 96.5%±2.0%,其余为银Ag。The Ag-Sn silver-tin alloy is 96.5%±2.0% by mass of tin, and the balance is silver Ag.
所述Au-Ge金锗合金,按质量百分比计,其中含金Au 88.0%±2.0%,其余为锗Ge。The Au-Ge gold-bismuth alloy, in terms of mass percentage, contains gold Au 88.0% ± 2.0%, and the rest is 锗Ge.
所述Au-Si金硅共晶材料,按质量百分比计,其中含金Au 97.0%±2.0%,其余为硅Si。The Au-Si gold silicon eutectic material, in terms of mass percentage, contains gold Au 97.0% ± 2.0%, and the balance is silicon Si.
所述覆合层的厚度为2微米至100微米。The cover layer has a thickness of from 2 micrometers to 100 micrometers.
所述覆合层的厚度为3微米至20微米。 The cover layer has a thickness of from 3 micrometers to 20 micrometers.
所述陶瓷基底层的材质,采用导热系数大于等于2W/m·K的高导热陶瓷材料;制作所述陶瓷基底层的陶瓷材料包括三氧化二铝、氮化铝、氮化硅和氧化铍;所述陶瓷基底层为上述三种材料任选一种或两种及两种以上的组合。The material of the ceramic base layer is a high thermal conductive ceramic material having a thermal conductivity of 2 W/m·K or more; the ceramic material for forming the ceramic base layer comprises aluminum oxide, aluminum nitride, silicon nitride and ruthenium oxide; The ceramic base layer is one or a combination of two or more of the above three materials.
所述相互覆合的多块所述陶瓷基PCB板的陶瓷基底层的材质可以相同;或所述相互覆合的多块陶瓷基PCB板的陶瓷基底层的材质各不相同;各不同的陶瓷基底层所用的材料依据不同层的导热和绝缘需求选择搭配。The ceramic base layer of the plurality of ceramic-based PCB boards which are mutually overlapped may be made of the same material; or the ceramic base layer of the plurality of ceramic-based PCB boards which are mutually overlapped may have different materials; different ceramics The materials used for the substrate are selected according to the thermal and insulating requirements of the different layers.
本发明为解决所述技术问题采用的技术方案还可以是一种用于前述多层陶瓷印制电路板的方法包括以下步骤,A1:在所述陶瓷基PCB板的中间层的电子线路印制区的印制电子线路各线条和各节点上均匀布覆共晶材料,和/或所述陶瓷基PCB板的中间层的覆铜区的导热金属面上均匀布覆共晶材料,在所述中间层的印制电子线路各线条和各节点上和/或导热金属面上形成覆合层;在布覆所述覆合层之前,所述陶瓷基PCB板的中间层上已设置有印制有印制电子线路的电子线路印制区和用于中间层大面积覆盖进行导热和散热的导热金属面即覆铜区;The technical solution adopted by the present invention to solve the technical problem may also be a method for the foregoing multilayer ceramic printed circuit board comprising the following steps: A1: electronic circuit printing on the intermediate layer of the ceramic-based PCB board Uniformly coating the eutectic material on each line and each node of the printed circuit of the region, and/or uniformly coating the eutectic material on the thermally conductive metal surface of the copper-clad region of the intermediate layer of the ceramic-based PCB board, Forming a cover layer on each line of the printed circuit of the intermediate layer and on each of the nodes and/or on the thermally conductive metal surface; before the covering of the cover layer, the intermediate layer of the ceramic-based PCB board is provided with printing An electronic circuit printing area having printed circuit lines and a copper-clad area for conducting heat conduction and heat dissipation for a large area of the intermediate layer;
A2:将至少两块陶瓷基PCB板的覆合层相向压合,共同加热到所用共晶材料的共晶温度,进行共晶熔融覆合而将各陶瓷基PCB板熔融覆合联接成为一体化多层陶瓷印制电路板;当所述陶瓷基PCB板的数量为复数个时,各该陶瓷基PCB板之间借助各自的所述覆合层和同其相向的所述覆合层之间的共晶熔融覆合形成多层陶瓷印制电路板;所述多层陶瓷印制电路板的层数与所述陶瓷基PCB板的数量对应。A2: pressing the cladding layers of at least two ceramic-based PCB boards to each other, heating together to the eutectic temperature of the eutectic material used, performing eutectic fusion coating, and melting and laminating the ceramic-based PCB boards into an integrated a multilayer ceramic printed circuit board; when the number of the ceramic-based PCB boards is plural, each of the ceramic-based PCB boards is between the respective cladding layers and the facing layers thereof The eutectic fusion cladding forms a multilayer ceramic printed circuit board; the number of layers of the multilayer ceramic printed circuit board corresponds to the number of the ceramic-based PCB boards.
本发明的技术效果是:1.覆合层不仅方便地通过共晶焊接实现多层陶瓷印制电路板的层间的机械联接和电联接,且大大提高了电子线路印制区的导热性能;2.中间层的覆铜区以及覆铜区上的覆合层进一步地提高了多层陶瓷印制电路板的导热性能;3.陶瓷基PCB板的陶瓷基底层所使用的陶瓷材质均为高导热的陶瓷材料,具有很好的导热性能和绝缘强度;本发明涉及的多层陶瓷印制电路板具有优越的导热性能,特别适合高功率和高热流密度的应用场合。The technical effects of the invention are as follows: 1. The cover layer not only facilitates the mechanical connection and electrical connection between the layers of the multilayer ceramic printed circuit board by eutectic soldering, but also greatly improves the thermal conductivity of the electronic circuit printed area; 2. The copper-clad area of the intermediate layer and the clad layer on the copper-clad area further improve the thermal conductivity of the multilayer ceramic printed circuit board; 3. The ceramic base material of the ceramic-based PCB board is high in ceramic material The thermally conductive ceramic material has good thermal conductivity and dielectric strength; the multilayer ceramic printed circuit board of the present invention has superior thermal conductivity and is particularly suitable for applications with high power and high heat flux density.
附图说明DRAWINGS
图1是本发明高导热性多层陶瓷印制电路板10优选实施例I的正投影俯视示意图;在俯视图中,所述中间层120和所述覆合层130显示为同一区域。1 is a schematic plan view of a preferred embodiment of a high thermal conductivity multilayer ceramic printed circuit board 10 of the present invention; in the top view, the intermediate layer 120 and the cover layer 130 are shown as the same area.
图2是图1的A-A剖视示意图;Figure 2 is a cross-sectional view taken along line A-A of Figure 1;
图3是图2的D部分局部放大示意图;Figure 3 is a partially enlarged schematic view of a portion D of Figure 2;
图4是图3的E部分局部放大示意图; Figure 4 is a partially enlarged schematic view of portion E of Figure 3;
图5是图1所示优选实施例I的分解状态轴测投影示意图,图中部分部件和部分面不可见;Figure 5 is a schematic perspective view of the exploded state of the preferred embodiment I of Figure 1, in which some parts and partial faces are not visible;
图6是用于制作图1所示双层陶瓷印制电路板50的第I-1陶瓷基PCB板221的基底B面114的俯视示意图;6 is a top plan view of the base B surface 114 of the first -1 ceramic-based PCB board 221 for fabricating the double-layer ceramic printed circuit board 50 of FIG. 1;
图7是用于制作图1所示双层陶瓷印制电路板52的第I-1陶瓷基PCB板221的基底A面112的俯视示意图;Figure 7 is a top plan view of the base A face 112 of the first -1 ceramic-based PCB board 221 for making the double-layer ceramic printed circuit board 52 of Figure 1;
图8是用于制作图1所示双层陶瓷印制电路板52的第I-2陶瓷基PCB板222的基底B面114的俯视示意图;Figure 8 is a top plan view of the base B face 114 of the first -2 ceramic-based PCB board 222 for making the double-layer ceramic printed circuit board 52 of Figure 1;
图9是用于制作图1所示双层陶瓷印制电路板52的第I-2陶瓷基PCB板222的基底A面112的俯视示意图;Figure 9 is a top plan view of the base A face 112 of the first -2 ceramic-based PCB board 222 for making the double-layer ceramic printed circuit board 52 of Figure 1;
在图6至图9的俯视示意图中,所述中间层120和所述覆合层130显示为同一区域;所述电子线路印制区覆合层138与所述电子线路印制区128显示为同一区域;所述覆铜区覆合层135与所述覆铜区125显示为同一区域;In the top view of FIGS. 6-9, the intermediate layer 120 and the overlay layer 130 are shown as the same area; the electronic circuit printed area overlay layer 138 and the electronic circuit printed area 128 are shown as The same area; the copper-clad area cladding layer 135 and the copper-clad area 125 are shown as the same area;
图10是本发明高导热性多层陶瓷印制电路板10优选实施例II的电子线路印制区128的分区俯视示意图;10 is a schematic top plan view of the electronic circuit printed area 128 of the preferred embodiment II of the high thermal conductivity multilayer ceramic printed circuit board 10 of the present invention;
图11是本发明高导热性多层陶瓷印制电路板10优选实施例III的MOSFET全桥模组的原理电路图;11 is a schematic circuit diagram of a MOSFET full bridge module of a preferred embodiment III of the high thermal conductivity multilayer ceramic printed circuit board 10 of the present invention;
图12是本发明优选实施例III所涉及的MOSFET全桥模组应用中的双层陶瓷印制电路板52的第III-1陶瓷基PCB板231的陶瓷基底层110的基底B面114的俯视示意图;该图中的固晶区为高功率密度部件固定区1283、图中的焊线区和焊盘为控制线路区1285,图中的面积铜为覆铜区125;12 is a plan view of the base B surface 114 of the ceramic base layer 110 of the III-1 ceramic-based PCB board 231 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention. Schematic; the solid crystal region in the figure is a high power density component fixing area 1283, the wire bonding area and the pad in the figure are the control circuit area 1285, and the area copper in the figure is the copper-clad area 125;
图13是本发明优选实施例III所涉及的MOSFET全桥模组应用中的双层陶瓷印制电路板52的第III-1陶瓷基PCB板231的陶瓷基底层110的基底A面112的俯视示意图;13 is a plan view of the base A surface 112 of the ceramic base layer 110 of the III-1 ceramic-based PCB board 231 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention. schematic diagram;
图14是本发明优选实施例III所涉及的MOSFET全桥模组应用中的双层陶瓷印制电路板52的第III-2陶瓷基PCB板232的陶瓷基底层110的基底A面112的俯视示意图;14 is a plan view of the base A surface 112 of the ceramic base layer 110 of the III-2 ceramic-based PCB board 232 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention. schematic diagram;
图15是本发明优选实施例III所涉及的MOSFET全桥模组应用中的双层陶瓷印制电路板52的第III-2陶瓷基PCB板232的陶瓷基底层110的基底B面114的俯视示意图;15 is a plan view of the base B surface 114 of the ceramic base layer 110 of the III-2 ceramic-based PCB board 232 of the double-layer ceramic printed circuit board 52 in the MOSFET full-bridge module application according to the preferred embodiment III of the present invention. schematic diagram;
图16是本发明优选实施例IV即多通道COB-LED光源应用基板的轴测投影示意图;16 is a schematic axial projection view of a preferred embodiment IV of the present invention, that is, a multi-channel COB-LED light source application substrate;
图17是本发明优选实施例IV即四层陶瓷印制电路板54的正投影俯视示意图;17 is a top plan view showing a preferred embodiment IV of the present invention, that is, a four-layer ceramic printed circuit board 54;
图18是本发明优选实施例IV中第IV-1陶瓷基PCB板441的基底A面112的正投影 俯视示意图;Figure 18 is an orthographic projection of the base A face 112 of the IV-1 ceramic-based PCB board 441 in a preferred embodiment IV of the present invention. Top view;
图19是本发明优选实施例IV中第IV-1陶瓷基PCB板441的基底B面114的正投影俯视示意图;Figure 19 is a front plan view showing the base B surface 114 of the IV-1 ceramic-based PCB board 441 in a preferred embodiment IV of the present invention;
图20是本发明优选实施例IV中第IV-2陶瓷基PCB板442陶瓷基底层110的基底A面112的正投影俯视示意图;20 is a front plan view of a base A surface 112 of a ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 in a preferred embodiment IV of the present invention;
图21是本发明优选实施例IV中第IV-2陶瓷基PCB板442的陶瓷基底层110的基底B面114的正投影俯视示意图;Figure 21 is a front plan view showing the base B surface 114 of the ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 in a preferred embodiment IV of the present invention;
图22是本发明优选实施例IV中第IV-3陶瓷基PCB板443的陶瓷基底层110的基底A面112的正投影俯视示意图;Figure 22 is a front plan view showing the base A surface 112 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 in the preferred embodiment IV of the present invention;
图23是本发明优选实施例IV中第IV-3陶瓷基PCB板443的陶瓷基底层110的基底B面114的正投影俯视示意图;Figure 23 is a front plan view showing the base B surface 114 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 in the preferred embodiment IV of the present invention;
图24是本发明优选实施例IV中第IV-4陶瓷基PCB板444的陶瓷基底层110的基底A面112的正投影俯视示意图;Figure 24 is a front plan view showing the base A surface 112 of the ceramic base layer 110 of the IV-4 ceramic-based PCB board 444 in the preferred embodiment IV of the present invention;
图25是本发明优选实施例IV中第IV-3陶瓷基PCB板444的陶瓷基底层110的基底B面114的正投影俯视示意图;Figure 25 is a front plan view showing the base B surface 114 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 444 in the preferred embodiment IV of the present invention;
图26是图17是本发明优选实施例IV即四层陶瓷印制电路板54的正投影侧视示意图;Figure 26 is a front elevational, side elevational view of a preferred embodiment IV of the present invention, i.e., a four-layer ceramic printed circuit board 54;
图27是图26上部的局部放大示意图;Figure 27 is a partial enlarged view of the upper portion of Figure 26;
图28是图27中H部分的局部放大示意图。Figure 28 is a partially enlarged schematic view showing a portion H of Figure 27;
上述各图中所指的所述第I-1陶瓷基PCB板221、第I-1陶瓷基PCB板222、第III-1陶瓷基PCB板231、第III-2陶瓷基PCB板232、第IV-1陶瓷基PCB板441、第IV-2陶瓷基PCB板442、第IV-3陶瓷基PCB板443、第IV-4陶瓷基PCB板444均为陶瓷基PCB板100在不同实施例中的具体实施例,其编号仅用于标识,这些编号没有任何顺序和优先级的表示;The I-1 ceramic base PCB board 221, the I-1 ceramic base PCB board 222, the III-1 ceramic base PCB board 231, the III-2 ceramic base PCB board 232, and the The IV-1 ceramic-based PCB board 441, the IV-2 ceramic-based PCB board 442, the IV-3 ceramic-based PCB board 443, and the IV-4 ceramic-based PCB board 444 are all ceramic-based PCB boards 100 in different embodiments. Specific embodiments, the numbers are only used for identification, and these numbers are not represented by any order and priority;
在图16至18中示出了不同LED芯片的固晶区域,以及LED的正负极焊盘;在图19至23中示出了通孔和焊盘;在图19示出了不带通孔的待覆合焊盘,在图19至25中的面积铜为覆铜区125。The solid crystal regions of the different LED chips, and the positive and negative electrode pads of the LEDs are shown in FIGS. 16 to 18; the via holes and the pads are shown in FIGS. 19 to 23; The area of copper to be covered in the holes, the area copper in FIGS. 19 to 25 is the copper-clad area 125.
具体实施方式detailed description
下面结合各附图对本发明的内容进一步详述。The contents of the present invention will be further described in detail below with reference to the accompanying drawings.
一种具有高导热系数的多层陶瓷印制电路板50有多个实施例。A multilayer ceramic printed circuit board 50 having a high thermal conductivity has a plurality of embodiments.
如图1至图9所示的是实施例I,在实施例I中所述多层陶瓷印制电路板50为双层陶 瓷印制电路板52,在该实施例中,所述第I-1陶瓷基PCB板221和第I-1陶瓷基PCB板222共晶熔融覆合后形成双层陶瓷印制电路板52。As shown in FIG. 1 to FIG. 9, Embodiment I, in the embodiment I, the multilayer ceramic printed circuit board 50 is a double-layer ceramic The porcelain printed circuit board 52. In this embodiment, the first-th ceramic-based PCB board 221 and the first-th ceramic-based PCB board 222 are eutectic and melt-molded to form a double-layer ceramic printed circuit board 52.
如图1至图9所示的双层陶瓷印制电路板52实施例中,该双层陶瓷印制电路板52包括两块相互覆合的陶瓷基PCB板100;每一块所述陶瓷基PCB板100包括陶瓷基底层110、中间层120和覆合层130;所述陶瓷基底层110用于导热和/或散热以及电绝缘;将所述陶瓷基底层110相互在总体上平行的两表面分别称作基底A面112和基底B面114,所述中间层120设置在所述基底A面112上,或所述中间层120设置在所述基底B面114上;所述中间层120用于印制电子线路和/或布设导热金属面;所述中间层120包括用于印制电子线路的电子线路印制区128和/或用于布设导热金属面的覆铜区125,所述覆铜区125在中间层大面积覆盖、实现导热和散热;所述覆合层130为具有共晶熔融特性的共晶材料层;所述覆合层130用于同另一块陶瓷基PCB板100的另一所述覆合层130共晶覆合并实现热传导;所述覆合层130包括电子线路印制区覆合层138和/或覆铜区覆合层135;所述电子线路印制区覆合层138均匀布覆于所述电子线路印制区128的印制电子线路各线条和各节点上;所述覆铜区覆合层135均匀布覆于所述覆铜区125的导热金属面上;所述陶瓷基PCB板100相向地两两贴合加热,借助其上的所述覆合层130完成共晶焊接,从而将各该陶瓷基PCB板100熔融覆合联接成为层数为两层的多层陶瓷印制电路板50。In the embodiment of the double-layer ceramic printed circuit board 52 shown in FIGS. 1 to 9, the double-layer ceramic printed circuit board 52 includes two ceramic-based PCB boards 100 which are mutually overlapped; each of the ceramic-based PCBs The board 100 includes a ceramic base layer 110, an intermediate layer 120, and a cover layer 130; the ceramic base layer 110 is used for heat conduction and/or heat dissipation and electrical insulation; respectively, the ceramic base layer 110 is mutually parallel on both surfaces Referred to as substrate A face 112 and substrate B face 114, said intermediate layer 120 is disposed on said substrate A face 112, or said intermediate layer 120 is disposed on said substrate B face 114; said intermediate layer 120 is for Printed electronic circuitry and/or a thermally conductive metal surface; the intermediate layer 120 includes an electronic circuit footprint 128 for printing electronic circuitry and/or a copper-clad zone 125 for routing a thermally conductive metal surface, the copper cladding The region 125 covers a large area in the intermediate layer to achieve heat conduction and heat dissipation; the cover layer 130 is a eutectic material layer having eutectic melting characteristics; the cover layer 130 is used for another ceramic-based PCB board 100 A cover layer 130 is eutectic bonded to achieve heat conduction; the cover layer 130 includes electrons a line printed area capping layer 138 and/or a copper clad area capping layer 135; the electronic circuit printed area capping layer 138 is evenly distributed over the lines of the printed circuit of the electronic circuit printing area 128 and The copper-clad laminate layer 135 is evenly distributed on the heat-conducting metal surface of the copper-clad region 125; the ceramic-based PCB board 100 is bonded to each other in the opposite direction, by means of the above The cladding layer 130 completes eutectic soldering, thereby fused each of the ceramic-based PCB boards 100 to a multilayer ceramic printed circuit board 50 having two layers.
所述覆合层130不仅可以非常方便通过共晶焊接实现多层陶瓷印制电路板50的层间联接,且提高了电子线路印制区128的导热性能。所述覆铜区125以及覆铜区125上的覆合层130进一步的提高了多层陶瓷印制电路板50的导热性能。The cover layer 130 can not only realize the interlayer connection of the multilayer ceramic printed circuit board 50 by eutectic soldering, but also improve the thermal conductivity of the electronic circuit printed area 128. The copper clad zone 125 and the clad layer 130 on the copper clad zone 125 further enhance the thermal conductivity of the multilayer ceramic printed circuit board 50.
当然多层陶瓷印制电路板50的层数可以是大于二的其他多层陶瓷印制电路板,如三层、四层、五层以及更高层数的多层层陶瓷印制电路板。每增加一块陶瓷基PCB板100就增加了一层。Of course, the number of layers of the multilayer ceramic printed circuit board 50 may be other multilayer ceramic printed circuit boards greater than two, such as three-layer, four-layer, five-layer, and higher-layer multilayer ceramic printed circuit boards. A layer is added for each additional ceramic-based PCB board 100.
在一些实施例中,所述各该陶瓷基PCB板100需要覆合的两相向的中间层的印制电子线路和/或导热金属面的图形相互呈镜像对称,或至少大部分的印制电子线路和/或导热金属面的图形呈镜像对称;所述各该陶瓷基PCB板100需要覆合的两相向的中间层的印制电子线路和/或导热金属面的图形不对称时,与印制电子线路和/或导热金属面相向的那面应是空白的陶瓷面。In some embodiments, the printed circuit and/or the thermally conductive metal surface of the two opposite intermediate layers of the ceramic-based PCB board 100 need to be mirror-symmetrical to each other, or at least a majority of the printed electronic The pattern of the line and/or the thermally conductive metal surface is mirror-symmetrical; when the pattern of the printed circuit and/or the thermally conductive metal surface of the two opposite intermediate layers of the ceramic-based PCB board 100 needs to be overlapped, The side where the electronic circuit and/or the thermally conductive metal face face each other should be a blank ceramic face.
在一些实施例中,所述陶瓷基底层110的基底A面112和基底B面114上均设置有所述中间层120时,各该所述中间层120上的印制电子线路和/或导热金属面通过所述陶瓷基底层110上的金属孔118电联接;所述金属孔118包括被金属柱状物如金属针贯通填充 的实心金属孔和或孔壁已被镀覆金属的金属化通孔。In some embodiments, when the intermediate layer 120 is disposed on the base A surface 112 and the base B surface 114 of the ceramic base layer 110, printed circuit lines and/or heat conduction on each of the intermediate layers 120. The metal face is electrically coupled through a metal hole 118 in the ceramic base layer 110; the metal hole 118 includes a metal post such as a metal pin The solid metal holes and or the walls of the holes have been metallized through metallized through holes.
在一些实施例中,所述金属孔118在所述陶瓷基PCB板100用于制造多层陶瓷印制电路板50之前已经金属化,在各所述陶瓷基PCB板100两两覆合成多层陶瓷印制电路板50后,由于共晶焊接具有很好的流动性,因此金属化过孔的表面也参与共晶结合形成利于导热的共晶层。所述金属孔118包括实心金属化孔和空心的金属化通孔。当然实心金属化孔的导热性能优于空心的金属化通孔。在部分极高导热性能需求的地方,金属孔可以设计成实心金属化孔。此外所述各陶瓷基PCB板100上还可以设置有用于安装定位的定位孔。In some embodiments, the metal holes 118 have been metallized before the ceramic-based PCB board 100 is used to fabricate the multilayer ceramic printed circuit board 50, and each of the ceramic-based PCB boards 100 is laminated in two layers. After the ceramic printed circuit board 50, since the eutectic solder has good fluidity, the surface of the metallized via also participates in eutectic bonding to form a eutectic layer which is favorable for heat conduction. The metal hole 118 includes a solid metallized hole and a hollow metallized through hole. Of course, the solid metallized holes have better thermal conductivity than the hollow metallized through holes. Where some of the extremely high thermal conductivity requirements are required, the metal holes can be designed as solid metallized holes. In addition, positioning holes for mounting and positioning may be disposed on each of the ceramic-based PCB boards 100.
在一些实施例中,所述覆铜区125的导热金属面与所述电子线路印制区128中印制电子线路的局部功能网络电联接,或所述覆铜区125的导热金属面与所述电子线路印制区128中的印制电子线路整体地有电联接。In some embodiments, the thermally conductive metal surface of the copper-clad region 125 is electrically coupled to a local functional network of printed circuit circuitry in the electronic circuit footprint 128, or the thermally conductive metal surface of the copper-clad region 125 The printed electronic circuits in the electronic circuit printed area 128 are integrally electrically coupled.
在一些实施例中,所述陶瓷基底层110和所述中间层120之间互相电气绝缘。所述中间层120的所述覆铜区125的导热金属面与所述覆合层130之间既有电联接也有机械联接。同样所述中间层120的电子线路印制区128的印制电子线路各线条和各节点上在覆合上所述覆合层130时候,印制电子线路各线条和各节点与所述覆合层130之间既有电联接也有机械联接。即所述电子线路印制区覆合层138均匀布覆在印制电子线路各线条和各节点上,所述电子线路印制区覆合层138与印制电子线路各线条和各节点上熔融覆合后实现电联接和机械联接;所述覆铜区覆合层135均匀布覆在所述覆铜区125的导热金属面上,所述覆铜区覆合层135与导热金属面熔融覆合后实现电联接和机械联接。In some embodiments, the ceramic substrate layer 110 and the intermediate layer 120 are electrically insulated from each other. The thermally conductive metal surface of the copper-clad region 125 of the intermediate layer 120 and the cladding layer 130 are both electrically and mechanically coupled. Similarly, when the printed circuit of the electronic circuit printed area 128 of the intermediate layer 120 and the respective layers of the printed circuit are overlapped with the cover layer 130, the lines and nodes of the printed electronic circuit are overlapped with the nodes. There are both electrical and mechanical connections between layers 130. That is, the electronic circuit printed area cover layer 138 is evenly distributed on the lines and nodes of the printed circuit, and the printed circuit area 138 and the printed circuit line are melted on each line and each node. After the lamination, the electrical connection and the mechanical coupling are realized; the copper-clad laminate layer 135 is evenly distributed on the heat-conducting metal surface of the copper-clad region 125, and the copper-clad laminate layer 135 and the heat-conducting metal surface are melted. The electrical connection and the mechanical connection are realized after the combination.
在一些实施例中,当两块陶瓷基PCB板100通过各自的覆合层130相向熔融覆合后形成融合后的共晶熔融层;该共晶熔融层将两块陶瓷基PCB板100上的印制电子线路各线条和各节点通过共晶熔融同时实现了电联接和机械联接;同样地两块陶瓷基PCB板100各自的导热金属面通过共晶熔融同时实现了电联接和机械联接。In some embodiments, when the two ceramic-based PCB boards 100 are melt-clad by the respective cladding layers 130, a fused eutectic molten layer is formed; the eutectic molten layer is formed on the two ceramic-based PCB boards 100. The lines and nodes of the printed circuit are electrically and mechanically coupled by eutectic melting; likewise, the respective thermally conductive metal faces of the two ceramic-based PCB boards 100 are electrically and mechanically coupled by eutectic melting.
在一些实施例中,每块陶瓷基PCB板100的印制电子线路各线条和各节点与导热金属面之间是否有电气联接可以根据实际需要来进行灵活变通。In some embodiments, whether there is electrical connection between each line and each node of the printed circuit of the ceramic-based PCB board 100 and the thermally conductive metal surface can be flexibly modified according to actual needs.
在部分实施例中,所述覆铜区125的导热金属面与所述电子线路印制区128中的局部电路功能网络或所述电子线路印制区128整体电联接。即所述覆铜区125除了导热和散热的功能之外还可以具备电气特征。例如在一些实施例中,所述覆铜区125可以与电子线路印制区128中的地网络联接,赋予所述覆铜区125接地的电气特征。根据电子线路的电磁兼容性设计需求,所述覆铜区125还可以与电子线路印制区128的电子线路中不同的电气网络联接实现更好的电路实现效果。在一些应用中为了实现电路的屏蔽效果,可以将所述 电子线路印制区128的电子线路和所述覆铜区125的导热金属面全面电联接形成屏蔽层。In some embodiments, the thermally conductive metal face of the copper-clad region 125 is integrally electrically coupled to a local circuit function network or the electronic circuit footprint 128 in the electronic circuit footprint 128. That is, the copper-clad region 125 may have electrical characteristics in addition to the functions of heat conduction and heat dissipation. For example, in some embodiments, the copper-clad region 125 can be coupled to a ground network in the electronic circuit footprint 128 to impart electrical characteristics to the copper-clad region 125 to be grounded. According to the electromagnetic compatibility design requirements of the electronic circuit, the copper-clad area 125 can also be connected to different electrical networks in the electronic circuit of the electronic circuit printing area 128 to achieve better circuit realization effects. In some applications, in order to achieve the shielding effect of the circuit, the The electronic circuitry of the electronic circuit footprint 128 and the thermally conductive metal surface of the copper-clad region 125 are fully electrically coupled to form a shield.
在一些实施例中,所述电子线路印制区128和所述覆铜区125之间还设置有用于电绝缘的隔离区127,所述隔离区127上不设置所述覆合层130。In some embodiments, an isolation region 127 for electrical insulation is disposed between the electronic circuit printed region 128 and the copper-clad region 125, and the cover layer 130 is not disposed on the isolation region 127.
在实际应用中,电子线路印制区128和覆铜区125占整个中间层120的比率可以根据实际导热需求进行配比布置,所述覆铜区125的主要目的是用于导热,因此在导热要求高的场合除了电子线路印制区128和必要的隔离区127之外,剩下的中间层区域可全部覆形成大面积的铜区125以提高导热性能。In practical applications, the ratio of the electronic circuit printing area 128 and the copper-clad area 125 to the entire intermediate layer 120 can be arranged according to the actual heat conduction requirement. The main purpose of the copper-clad area 125 is to conduct heat, and thus heat conduction. Where high requirements are required, in addition to the electronic circuit footprint 128 and the necessary isolation regions 127, the remaining intermediate layer regions may be entirely covered to form a large area of copper regions 125 to improve thermal conductivity.
在一些实施例中,所述电子线路印制区128包括用于设置高功率密度部件的高功率密度部件固定区1283、用于设置控制电路的控制电路区1285和用于布設电力电子线路的电力电子线路区1287。In some embodiments, the electronic circuit footprint 128 includes a high power density component mounting area 1283 for setting high power density components, a control circuit area 1285 for setting control circuitry, and power for routing power electronics. Electronic circuit area 1287.
在一些实施例中,当所述陶瓷基PCB板100位于多层陶瓷印制电路板50的最顶层或最底层时候,其中间层120对外的外表面上还包括用于粘贴片状元器件的固晶区。In some embodiments, when the ceramic-based PCB board 100 is located at the topmost or bottommost layer of the multilayer ceramic printed circuit board 50, the outer surface of the intermediate layer 120 further includes a solid for attaching the chip components. Crystal area.
在一些实施例中,所述多层陶瓷印制电路板50包括三层陶瓷印制电路板;所述三层陶瓷印制电路板由中间的陶瓷基PCB板100分别与上下两块陶瓷基PCB板100共晶熔融覆合而成;该中间的陶瓷基PCB板100的陶瓷基底层110的基底A面112和基底B面114上均设置有所述中间层120,并且在所述基底A面112的中间层120和所述基底B面114上的中间层120上都布设所述覆合层130,以适应同一块所述陶瓷基PCB板100的基底A面112和基底B面114上分别都再覆合另一块陶瓷基PCB板100的情况。In some embodiments, the multilayer ceramic printed circuit board 50 includes a three-layer ceramic printed circuit board; the three-layer ceramic printed circuit board consists of an intermediate ceramic-based PCB board 100 and two ceramic-based PCBs The plate 100 is eutectic melt-clad; the intermediate layer 120 is disposed on the base A surface 112 and the base B surface 114 of the ceramic base layer 110 of the intermediate ceramic-based PCB board 100, and the substrate A is The cover layer 130 is disposed on the intermediate layer 120 of the 112 and the intermediate layer 120 on the base B surface 114 to accommodate the base A surface 112 and the base B surface 114 of the same ceramic substrate PCB 100. The case of replacing another ceramic-based PCB board 100 is repeated.
在一些实施例中,所述多层陶瓷印制电路板50包括层数为四层以上的多层陶瓷印制电路板50;该多层陶瓷印制电路板50中包括至少四块陶瓷基PCB板100,各该陶瓷基PCB板100之间借助各自的所述覆合层130和同其相向的所述覆合层130之间的共晶熔融覆合形成多层陶瓷印制电路板50;所述多层陶瓷印制电路板50的层数与所述陶瓷基PCB板100的数量对应。In some embodiments, the multilayer ceramic printed circuit board 50 includes a multilayer ceramic printed circuit board 50 having a layer number of four or more layers; the multilayer ceramic printed circuit board 50 includes at least four ceramic-based PCBs a multi-layer ceramic printed circuit board 50 is formed between each of the ceramic-based PCB boards 100 by means of a eutectic fusion between the respective cover layer 130 and the facing layer 130; The number of layers of the multilayer ceramic printed circuit board 50 corresponds to the number of the ceramic-based PCB boards 100.
在一些实施例中,参与共晶焊接的两面相向的所述覆合层130布覆的共晶材料为Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金或Sn-Pb锡铅合金之任意一种。所述共晶材料还可以被被替换为其他具有共晶特性适用于共晶焊接的其他材料。各种共晶材料根据其共晶材料的组份不同具有不同的共晶温度;通常的共晶温度范围在200摄氏度至400摄氏度;也有部分共晶材料的共晶温度在100摄氏度至200摄氏度;也有部分共晶材料的共晶温度在400摄氏度至800摄氏度。其中,有部分如Au-Sn金锡合金这样的共晶材料的共晶温度在300至330摄氏度之间,具体 的温度可以是310或320摄氏度。In some embodiments, the eutectic material coated by the two layers facing the eutectic layer is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Any of Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy or Sn-Pb tin lead alloy. The eutectic material can also be replaced with other materials having eutectic properties suitable for eutectic soldering. Various eutectic materials have different eutectic temperatures depending on the composition of their eutectic materials; the usual eutectic temperature ranges from 200 degrees Celsius to 400 degrees Celsius; and some eutectic materials have eutectic temperatures between 100 degrees Celsius and 200 degrees Celsius; There are also eutectic materials with eutectic temperatures ranging from 400 degrees Celsius to 800 degrees Celsius. Among them, some eutectic materials such as Au-Sn gold-tin alloy have a eutectic temperature between 300 and 330 degrees Celsius. The temperature can be 310 or 320 degrees Celsius.
在一些实施例中,参与共晶焊接的两面相向的所述覆合层130,其中一所述覆合层130布覆的共晶材料是Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金或Sn-Pb锡铅合金中的任意一种;其中另一所述覆合层130布覆的共晶材料是单层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、钯Pd或铝Al;或者该另一所述覆合层130布覆的共晶材料是金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、钯Pd抑或铝Al诸材料中任择两种或两种以上的交替布覆的多层结构。并且,在其中一个参与共晶熔融焊接的所述覆合层130中,参与熔融覆合焊接面的下方还可以均匀覆有Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金、Sn-Pb锡铅合金的任意一种或两种以上的交替多层;在另一参与共晶熔融焊接的所述覆合层130中,参与熔融覆合焊接面的下方还可以均匀覆有金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、铅Pb、铝Al、钯Pd、铝Al这些种材料中任择一种或两种以上的多层交替层。上述参与参与共晶熔融焊接的单种材料可以被替换为任意一种常规的金属材料或半导体材料。In some embodiments, the eutectic material of the double-sided facing cladding layer 130 participating in the eutectic soldering, wherein the eutectic material covered by the cladding layer 130 is Au-Sn gold tin alloy, Au-Si gold silicon eutectic Any one of a material, an Au-Ge gold-niobium alloy, an Ag-Sn silver-tin alloy, a Sn-Bi tin-bismuth alloy, a Sn-In tin-indium alloy, or a Sn-Pb tin-lead alloy; and the other of the cladding layers 130-coated eutectic material is a single layer of gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium Li, palladium Pd or aluminum Al; or the other said The eutectic material coated by the cladding layer 130 is any one of gold Au, tin Sn, silicon Si, silver Ag, yGe, 铋Bi, indium In, nickel Ni, lithium Li, palladium Pd or aluminum Al. Or two or more alternately laid multi-layer structures. Moreover, in one of the cladding layers 130 participating in the eutectic fusion welding, the Au-Sn gold-tin alloy, the Au-Si gold-silicon eutectic material, the Au- Any one or two or more alternating layers of Ge gold alloy, Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy, Sn-Pb tin-lead alloy; In the cladding layer 130 for crystal fusion welding, gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium may be uniformly coated under the molten cladding soldering surface. Any one or two or more of alternating layers of Li, lead Pb, aluminum Al, palladium Pd, and aluminum Al. The above-mentioned single material participating in the eutectic fusion welding can be replaced with any conventional metal material or semiconductor material.
在一些实施例中,参与共晶焊接的两面相向的两所述覆合层130,互相有别地、分别均匀布覆有单层的或交替布覆多层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、钯Pd或铅Pb诸元素材料之一种;参与共晶焊接的两面相向的两所述覆合层130,其各自用于熔融覆合的表层共晶材料是两种互不相同的材料;所述该两种材料在共晶焊接时,熔融覆合形成Au-Sn金锡合金、Au-Si金硅共晶层、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金,以及Sn-Pb锡铅合金中的任意一种。即参与共晶熔融焊接的两个相向的所述覆合层130的覆合焊接面中:一面均匀覆有单层的或交替多层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、钯Pd或铅Pb;另一面均匀覆有单层的或交替多层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、钯Pd或铅Pb;使相对的两个所述覆合层130的覆合焊接面中,一面匀覆有A种材料,另一面匀覆有B种材料,所述A种材料和所述B种材料在共晶焊接时,覆合形成Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金、Sn-Pb锡铅合金中的任意一种。In some embodiments, the two facing layers 130 of the two sides facing each other in the eutectic soldering are uniformly and separately coated with a single layer or a plurality of layers of gold Au, tin Sn, silicon Si. a silver Ag, 锗Ge, 铋Bi, indium In, palladium Pd or lead Pb elemental material; two of the facing layers 130 participating in the eutectic welding, each of which is used for the surface of the fusion cladding The eutectic material is two different materials; the two materials are melt-clad to form Au-Sn gold-tin alloy, Au-Si gold-silicon eutectic layer, Au-Ge gold-bismuth alloy during eutectic soldering. Any of Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, Sn-In tin indium alloy, and Sn-Pb tin-lead alloy. That is, in the cladding welding surface of the two opposing cladding layers 130 participating in the eutectic fusion welding: one side is uniformly covered with a single layer or alternating layers of gold Au, tin Sn, silicon Si, silver Ag, 锗Ge , 铋Bi, indium In, palladium Pd or lead Pb; the other side is uniformly coated with a single layer or alternating layers of gold Au, tin Sn, silicon Si, silver Ag, 锗Ge, 铋Bi, indium In, palladium Pd or Lead Pb; one of the two bonding surfaces of the opposite cladding layers 130 is evenly coated with a material of type A, and the other side is uniformly covered with a material B, the material of the type A and the material of the type B In the case of eutectic soldering, Au-Sn gold-tin alloy, Au-Si gold-silicon eutectic material, Au-Ge gold-bismuth alloy, Ag-Sn silver-tin alloy, Sn-Bi tin-bismuth alloy, and Sn-In tin-indium are formed by lamination. Any of alloys, Sn-Pb tin-lead alloys.
在部分实施例中,所述Au-Sn金锡合金中,金Au的质量百分比为80.0%,锡Sn的质量百分比为20.0%。其共晶温度为280℃,即共晶焊接的熔点为280℃。 In some embodiments, in the Au-Sn gold-tin alloy, the mass percentage of gold Au is 80.0%, and the mass percentage of tin Sn is 20.0%. The eutectic temperature was 280 ° C, that is, the melting point of the eutectic soldering was 280 ° C.
在部分实施例中,所述Ag-Sn银锡合金中,银Ag的质量百分比为3.5%,锡Sn的质量百分比为96.5%。In some embodiments, in the Ag-Sn silver tin alloy, the mass percentage of silver Ag is 3.5%, and the mass percentage of tin Sn is 96.5%.
在部分实施例中,所述Au-Ge金锗合金中,金Au的质量百分比为88.0%,锗Ge的质量百分比为12.0%。其共晶温度为356℃,即共晶焊接的熔点为356℃。In some embodiments, in the Au-Ge gold-niobium alloy, the mass percentage of gold Au is 88.0%, and the mass percentage of yGe is 12.0%. The eutectic temperature was 356 ° C, that is, the melting point of the eutectic soldering was 356 ° C.
在部分实施例中,所述Au-Si金硅共晶材料中,金Au的质量百分比为97.0%,硅Si的质量百分比为3.0%。其共晶温度为370℃,即共晶焊接的熔点为370℃。In some embodiments, in the Au-Si gold silicon eutectic material, the mass percentage of gold Au is 97.0%, and the mass percentage of silicon Si is 3.0%. The eutectic temperature was 370 ° C, that is, the melting point of the eutectic soldering was 370 ° C.
所述共晶材料除了前述提到的Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金和Sn-In锡铟合金之外,还可以是其他任何具备共晶特性的共晶覆合材料。The eutectic material is in addition to the aforementioned Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Ag-Sn silver tin alloy, Sn-Bi tin antimony alloy, and Sn-In. In addition to the tin-indium alloy, it may be any other eutectic composite material having eutectic properties.
可以根据不同陶瓷PCB板的应用场合和工艺设计需求,选择合适的共晶材料即可。例如在不同温度需求的应用中,可以选择不同共晶温度的共晶材料。According to the application occasions and process design requirements of different ceramic PCB boards, it is possible to select a suitable eutectic material. For example, in applications with different temperature requirements, eutectic materials with different eutectic temperatures can be selected.
例如在优选的Au-Sn金锡合金Au80Sn20和、Au-Si金硅共晶材料Au97Si3应用时,采用该两种共晶材料的多层陶瓷PCB板,可以耐受更高的温度,使得多层陶瓷板的应用范围进一步扩大,比如Au-Si金硅共晶材料共晶后的基板可以耐受高达280度的回流焊工艺。For example, in the application of the preferred Au-Sn gold-tin alloy Au80Sn20 and Au-Si gold-silicon eutectic material Au97Si3, the multilayer ceramic PCB board using the two eutectic materials can withstand higher temperatures and enable multiple layers. The application range of ceramic plates is further expanded. For example, the substrate after eutectic of Au-Si gold-silicon eutectic material can withstand a reflow process of up to 280 degrees.
在需要和不同材质的端面进行二次焊接或覆合时候,可以选择与二次焊接覆合材质共融性能更佳的共晶覆合材料;例如含银的焊料Sn-Ag,易于与镀层含银的端面接合;含金、含铟的合金焊料易于与镀层含金的端面接合。When it is necessary to perform secondary welding or lamination on the end faces of different materials, it is possible to select a eutectic clad material with better co-melting properties with the secondary soldering clad material; for example, silver-containing solder Sn-Ag, which is easy to be coated with the plating layer. Silver end face bonding; gold-containing, indium-containing alloy solders are easily bonded to the gold-containing end faces of the plating.
在一些实施例中,所述陶瓷基底层110的材质,采用导热系数大于等于2W/m·K的高导热陶瓷材料;制作所述陶瓷基底层110的陶瓷材料包括三氧化二铝、氮化铝、氮化硅和氧化铍,所述陶瓷基底层110为上述三种材料任选一种或两种及两种以上的混合材料烧结而成的陶瓷。三氧化二铝或氮化铝材质的基板的导热系数远高于普通FR4环氧玻璃布层压板和现有其他陶瓷材质陶瓷层压板的导热系数;三氧化二铝或氮化铝材质的基板绝缘强度也远高于铝基层压板的绝缘强度。In some embodiments, the ceramic base layer 110 is made of a highly thermally conductive ceramic material having a thermal conductivity of 2 W/m·K or more; the ceramic material for forming the ceramic base layer 110 includes aluminum oxide and aluminum nitride. And silicon nitride and cerium oxide, wherein the ceramic base layer 110 is a ceramic obtained by sintering one or a mixture of two or more of the above three materials. The thermal conductivity of the substrate of aluminum oxide or aluminum nitride is much higher than that of the conventional FR4 epoxy glass cloth laminate and other ceramic ceramic laminates; the substrate insulation of aluminum oxide or aluminum nitride The strength is also much higher than the insulation strength of the aluminum-based laminate.
在一些实施例中,所述相互覆合的多块所述陶瓷基PCB板100的陶瓷基底层110的材质可以相同;或所述相互覆合的多块陶瓷基PCB板100的陶瓷基底层110的材质各不相同;各不同的陶瓷基底层110所用的材料依据不同层的导热和绝缘需求选择搭配。In some embodiments, the ceramic base layer 110 of the plurality of ceramic-based PCB boards 100 that are overlapped with each other may be made of the same material; or the ceramic base layer 110 of the plurality of ceramic-based PCB boards 100 that are overlapped with each other The materials are different; the materials used for the different ceramic substrate layers 110 are selected according to the thermal and insulating requirements of the different layers.
上述多个实施例中的所述覆合层130的厚度为2微米至100微米;在通常的应用中,所述覆合层130的厚度优选地设置在2微米至20微米或3微米至20微米。The thickness of the cover layer 130 in the above various embodiments is 2 micrometers to 100 micrometers; in a typical application, the thickness of the overlay layer 130 is preferably set at 2 micrometers to 20 micrometers or 3 micrometers to 20 micrometers. Micron.
用于制造前述多层陶瓷印制电路板的方法包括以下步骤,A1:在所述陶瓷基PCB板100的中间层120的电子线路印制区128的印制电子线路各线条和各节点上均匀布覆共晶材料, 和/或所述陶瓷基PCB板100的中间层120的覆铜区125的导热金属面上均匀布覆共晶材料,在所述中间层120的印制电子线路各线条和各节点上和/或导热金属面上形成覆合层130;在布覆所述覆合层130之前,所述陶瓷基PCB板100的中间层120上已设置有印制有印制电子线路的电子线路印制区128和用于中间层大面积覆盖进行导热和散热的导热金属面即覆铜区125;The method for manufacturing the foregoing multilayer ceramic printed circuit board includes the following steps, A1: uniforming on the lines and nodes of the printed circuit of the electronic circuit printed area 128 of the intermediate layer 120 of the ceramic-based PCB board 100 Covering eutectic material, And/or the thermally conductive metal surface of the copper-clad region 125 of the intermediate layer 120 of the ceramic-based PCB board 100 is uniformly coated with a eutectic material on the lines and nodes of the printed circuit of the intermediate layer 120 and/or Or forming a clad layer 130 on the surface of the thermally conductive metal; before the covering of the clad layer 130, the intermediate layer 120 of the ceramic-based PCB board 100 is provided with an electronic circuit printed area printed with printed circuit 128 and a heat-conducting metal surface for the heat conduction and heat dissipation of the intermediate layer covering a large area, that is, a copper-clad area 125;
A2:将至少两块陶瓷基PCB板100的覆合层130相向压合,共同加热到所用共晶材料的共晶温度,进行共晶熔融覆合而将各陶瓷基PCB板100熔融覆合联接成为一体化多层陶瓷印制电路板50;当所述陶瓷基PCB板100的数量为复数个时,各该陶瓷基PCB板100之间借助各自的所述覆合层130和同其相向的所述覆合层130之间的共晶熔融覆合形成多层陶瓷印制电路板50;所述多层陶瓷印制电路板50的层数与所述陶瓷基PCB板100的数量对应。A2: The bonding layers 130 of at least two ceramic-based PCB boards 100 are pressed together, heated together to the eutectic temperature of the eutectic material used, and eutectic fusion lamination is performed to fuse and bond the ceramic-based PCB boards 100. An integrated multilayer ceramic printed circuit board 50; when the number of the ceramic-based PCB boards 100 is plural, each of the ceramic-based PCB boards 100 is opposed to each other by the respective cover layer 130 The eutectic fusion cladding between the cladding layers 130 forms a multilayer ceramic printed circuit board 50; the number of layers of the multilayer ceramic printed circuit board 50 corresponds to the number of the ceramic-based PCB boards 100.
本发明涉及的用于制造多层陶瓷印制电路板的制造方法中,涉及的共晶焊接的温度范围可以是在100℃至800℃之间,也可以在200℃至400℃之间。通常优选范围为300℃至330℃之间,具体的温度可以是310℃或320℃,这样的温度范围与现有PCB工艺兼容,适合规模化生产,避免了传统多层陶瓷印制电路板50制作过程中的高温和复杂工艺方法。In the manufacturing method for manufacturing a multilayer ceramic printed circuit board, the temperature range of the eutectic soldering involved may be between 100 ° C and 800 ° C, and may also be between 200 ° C and 400 ° C. Generally, the preferred range is between 300 ° C and 330 ° C. The specific temperature may be 310 ° C or 320 ° C. Such a temperature range is compatible with existing PCB processes, and is suitable for large-scale production, avoiding the conventional multilayer ceramic printed circuit board 50 High temperature and complex process methods in the manufacturing process.
因此本发明涉及的多层陶瓷印制电路板50导热性能好,具有极高的导热系数和绝缘强度,特别适合用于MOSFET,IGBT,LED等功率器件的封装,同样适合用于高功率CPU/MPU/GPU集成电路的封装,以及集成功率模组IPM和光引擎功率模组的应用。Therefore, the multilayer ceramic printed circuit board 50 of the present invention has good thermal conductivity, high thermal conductivity and dielectric strength, and is particularly suitable for packaging of power devices such as MOSFETs, IGBTs, and LEDs, and is also suitable for high power CPU/ The packaging of MPU/GPU integrated circuits, as well as the application of integrated power module IPM and optical engine power modules.
如图11所示为一个MOSFET的全桥模组的电路原理图。通常MOSFET的全桥模组容易实现,但集成控制部分通常需要另一块独立PCB板实现。本实施例由于使用了高导热的多层陶瓷线路,使得复杂的控制线路也可以在同一个陶瓷基板上得以实现。MOSFET裸晶直接固焊于陶瓷电路板上,控制电路和MOSFET集成在一起;甚至如果需要,把整流部分也集成在一起,大大缩小模组体积。由于本发明陶瓷线路的高绝缘特性及高导热特性,MOSFET的导热散热体可以一体化,从而提高可靠性。Figure 11 shows the circuit schematic of a full-bridge module of a MOSFET. Usually the full bridge module of the MOSFET is easy to implement, but the integrated control part usually requires another independent PCB board implementation. In this embodiment, since a multilayer ceramic circuit with high thermal conductivity is used, a complicated control circuit can also be realized on the same ceramic substrate. The MOSFET die is directly soldered to the ceramic board, and the control circuit is integrated with the MOSFET; even if necessary, the rectifying sections are integrated to greatly reduce the module size. Due to the high insulation properties and high thermal conductivity of the ceramic circuit of the present invention, the heat conduction heat sink of the MOSFET can be integrated to improve reliability.
在一种集成了控制线路的MOSFET全桥大电流电机驱动模组的应用中采用了如图12至15所示的多层陶瓷印制电路板,在该多层陶瓷印制电路板的实施例中,采用了两块陶瓷基PCB板100:分别是第III-1陶瓷基PCB板231和第III-2陶瓷基PCB板232,该第III-1陶瓷基PCB板231和第III-2陶瓷基PCB板232通过共晶覆合联接形成另外一个双层陶瓷印制电路板52。In the application of a MOSFET full-bridge high-current motor drive module integrated with a control circuit, a multilayer ceramic printed circuit board as shown in FIGS. 12 to 15 is employed, and an embodiment of the multilayer ceramic printed circuit board is used. In the middle, two ceramic-based PCB boards 100 are used: a III-1 ceramic-based PCB board 231 and a III-2 ceramic-based PCB board 232, respectively, the III-1 ceramic-based PCB board 231 and the III-2 ceramic The base PCB board 232 is joined to form another double layer ceramic printed circuit board 52 by eutectic bonding.
如图10所示,所述电子线路印制区128包括用于设置高功率密度部件的高功率密度 部件固定区1283、用于设置控制电路的控制电路区1285和用于设置电力电子线路的电力电子线路区1287。具体的,在如图12至15所示的MOSFET全桥大电流电机驱动模组的应用中,高功率密度部件固定区为MOSFET裸晶固定区、电力电路具体为整流线路。需要说明的是,在图10中,只是为了说明方便进行的分区说明,实际的高功率密度部件固定区1283、控制线路区1285和电力电子线路区1287的区域划分千差万别,需依据实际的器件特征进行布局。As shown in FIG. 10, the electronic circuit printed area 128 includes a high power density for setting high power density components. A component fixing area 1283, a control circuit area 1285 for setting a control circuit, and a power electronic circuit area 1287 for setting a power electronic circuit. Specifically, in the application of the MOSFET full-bridge high-current motor driving module shown in FIGS. 12 to 15, the high power density component fixing area is a MOSFET bare crystal fixed area, and the power circuit is specifically a rectifying line. It should be noted that, in FIG. 10, only for the convenience of the partition description, the actual high power density component fixing area 1283, the control line area 1285, and the power electronic circuit area 1287 are widely divided, and the actual device characteristics are required. Make the layout.
如图16至28所示为一种高功率密度的四通道RGBW COB-LED光源的应用基板,在该多层陶瓷印制电路板50中四块陶瓷基PCB板100熔融覆合形成四层陶瓷印制电路板54;如图26至28所示,所述四层陶瓷印制电路板54中包括四块陶瓷基PCB板100,分别是第IV-1陶瓷基PCB板441、第IV-2陶瓷基PCB板442、第IV-3陶瓷基PCB板443和第IV-4陶瓷基PCB板444;所述第IV-2陶瓷基PCB板442分别与第I-1陶瓷基PCB板221和第IV-3陶瓷基PCB板443通过相应的所述覆合层130共晶熔融覆合,同时第IV-3陶瓷基PCB板443和第IV-4陶瓷基PCB板444也通过相应的所述覆合层130共晶熔融覆合形成所述四层陶瓷印制电路板54。16 to 28 show an application substrate of a high power density four-channel RGBW COB-LED light source in which four ceramic-based PCB boards 100 are melt-clad to form a four-layer ceramic. Printed circuit board 54; as shown in FIGS. 26 to 28, the four-layer ceramic printed circuit board 54 includes four ceramic-based PCB boards 100, which are respectively an IV-1 ceramic-based PCB board 441, and an IV-2 The ceramic-based PCB board 442, the IV-3 ceramic-based PCB board 443, and the IV-4 ceramic-based PCB board 444; the IV-2 ceramic-based PCB board 442 and the I-1 ceramic-based PCB board 221 and the The IV-3 ceramic-based PCB board 443 is eutectic-fused by the corresponding cladding layer 130, and the IV-3 ceramic-based PCB board 443 and the IV-4 ceramic-based PCB board 444 are also passed through the corresponding coating. The layer 130 is eutectic melt-clad to form the four-layer ceramic printed circuit board 54.
通常情况下,RGBW的光源用于舞台灯光。由于小角度配光的要求,希望发光面尽量小而功率密度尽量大。现有的做法是用多颗RGBW的贴片LED紧密贴装在PCB上,由于线路比较复杂,需要多层板才能满足要求。现有成熟工艺高导热的金属基电路板(MCPCB-metal core printed circuit board)只能做双面板,不能满足布线要求,而且导热系数也仅0.8W/m·K-3W/m.k;其它材质的PCB则导热系数很低(导热系数<1W/m·K),用在这样的灯具上光源寿命大大降低。Typically, RGBW sources are used for stage lighting. Due to the requirement of light distribution at a small angle, it is desirable that the light-emitting surface be as small as possible and the power density be as large as possible. The existing method is to closely mount the RGBW chip LED on the PCB. Due to the complicated circuit, a multi-layer board is required to meet the requirements. The existing MCPCB-metal core printed circuit board can only be used as a double panel, which can not meet the wiring requirements, and the thermal conductivity is only 0.8W/m·K-3W/mk; other materials PCBs have a very low thermal conductivity (thermal conductivity <1 W/m·K), and the lifetime of the lamps used in such lamps is greatly reduced.
本实施例利用了本发明的多层陶瓷电路板,在13.5毫米×13.5毫米的多层陶瓷基板上将倒装R、G、B、W四色LED芯片分别固焊在对应位置,芯片尺寸为45mil×45mil(即1.14毫米×1.14毫米),出光面仅为4.73毫米×4.73毫米,很好解决了这个难题。In this embodiment, the multi-layer ceramic circuit board of the present invention is utilized, and the inverted R, G, B, and W color LED chips are respectively soldered to corresponding positions on a 13.5 mm × 13.5 mm multilayer ceramic substrate, and the chip size is 45mil × 45mil (that is, 1.14 mm × 1.14 mm), the light-emitting surface is only 4.73 mm × 4.73 mm, which solves this problem well.
图16和17分别为四通道RGBW COB-LED光源的应用基板的轴测投影示意图和俯视示意图,图上可见在一个应用基板上集成了红色、绿色、蓝色和白色四种LED芯片,每种颜色的LED芯片具有各个的正负极焊盘和各自的固晶焊盘即固晶区。16 and 17 are respectively a schematic projection view and a top view of an application substrate of a four-channel RGBW COB-LED light source, and it is seen that four kinds of LED chips of red, green, blue and white are integrated on one application substrate, each of which The color LED chip has respective positive and negative electrode pads and respective die bonding pads, that is, solid crystal regions.
如图18至25所示,四块陶瓷基PCB板100上共同设置有完整的电子线路;四块陶瓷基PCB板100优选地,用0.254mm厚度的AlN陶瓷基电路板。四块陶瓷基PCB板100分别称之为第IV-1陶瓷基PCB板441、第IV-2陶瓷基PCB板442、第IV-3陶瓷基PCB板443和第IV-4陶瓷基PCB板444;其中第IV-1陶瓷基PCB板441、第IV-2陶瓷基PCB板442 和第IV-3陶瓷基PCB板443上均设置有金属孔118,用于各陶瓷基PCB板上的所布置的电子线路之间的电联接。其中第IV-4陶瓷基PCB板444设置在最底层,其上没有设置金属孔118。As shown in FIGS. 18 to 25, four ceramic-based PCB boards 100 are collectively provided with complete electronic circuits; and four ceramic-based PCB boards 100 are preferably made of an AlN ceramic-based circuit board having a thickness of 0.254 mm. The four ceramic-based PCB boards 100 are referred to as an IV-1 ceramic-based PCB board 441, an IV-2 ceramic-based PCB board 442, an IV-3 ceramic-based PCB board 443, and an IV-4 ceramic-based PCB board 444, respectively. Wherein the IV-1 ceramic-based PCB board 441, the IV-2 ceramic-based PCB board 442 And the IV-3 ceramic-based PCB board 443 is provided with metal holes 118 for electrical connection between the arranged electronic circuits on the respective ceramic-based PCB boards. The IV-4 ceramic-based PCB board 444 is disposed at the bottom layer, and no metal hole 118 is disposed thereon.
如图18所示,其中第IV-1陶瓷基PCB板441的基底A面112上设置的中间层120包括正负极焊盘、LED固晶焊盘和用于电联接的电子线路。As shown in FIG. 18, the intermediate layer 120 disposed on the substrate A face 112 of the IV-1 ceramic-based PCB board 441 includes positive and negative electrode pads, LED solid crystal pads, and electronic circuits for electrical connection.
如图19所示为第IV-1陶瓷基PCB板441的基底B面114;如图20和21所示的第IV-2陶瓷基PCB板442的基底基底A面112和基底B面114;如图22和23所示的第IV-3陶瓷基PCB板443的基底基底A面112和基底B面114;如图24所示的第IV-4陶瓷基PCB板444的基底基底A面112;上述这六个面上均设置的中间层120包括用于印制电子线路的电子线路印制区128、用于非电子线路印制区覆盖的覆铜区125和用于隔离所述电子线路印制区128和所述覆铜区125的隔离区127。覆铜区125有时候也称之为面积铜,通过大面积的覆铜,提高导热和散热性能。Figure 19 shows a base B surface 114 of the IV-1 ceramic-based PCB board 441; a base substrate A surface 112 and a base B surface 114 of the IV-2 ceramic-based PCB board 442 shown in Figures 20 and 21; The base substrate A face 112 and the base B face 114 of the IV-3 ceramic-based PCB board 443 shown in FIGS. 22 and 23; the base substrate A face 112 of the IV-4 ceramic-based PCB board 444 shown in FIG. The intermediate layer 120 disposed on each of the six faces includes an electronic circuit printing area 128 for printing electronic circuits, a copper-clad area 125 for covering the non-electronic circuit printing area, and for isolating the electronic circuit The printed area 128 and the isolation area 127 of the copper-clad area 125. The copper-clad area 125 is sometimes referred to as an area copper, and the heat transfer and heat dissipation performance is improved by a large area of copper.
图19至24所示的六个面的中间层120上还设置有所述覆合层130,即覆合层130位于所述中间层120之上;所述覆合层130为匀覆的共晶材料层。所述各陶瓷基PCB板100两两之间通过其上覆合层130的共晶焊接将各陶瓷基PCB板100覆合联接成多层陶瓷印制电路板50。覆合层130上均覆的材料优选为AuSn80金锡合金,优选地厚度为6微米;如另面对面待覆合的两覆合层130中,一面为金锡合金层,则另外一面可以为浸润性良好的单一金属如金。The first layer 120 of the six faces shown in FIGS. 19 to 24 is further provided with the cover layer 130, that is, the cover layer 130 is located above the intermediate layer 120; the cover layer 130 is a uniform A layer of crystalline material. Each of the ceramic-based PCB boards 100 is laminated to form a multilayer ceramic printed circuit board 50 by eutectic soldering of the upper cladding layer 130. The material of the overlay layer 130 is preferably AuSn80 gold tin alloy, preferably 6 microns thick; if the other two facing layers 130 to be covered are facing each other, one side is a gold tin alloy layer, and the other side may be infiltrated. A good single metal such as gold.
图19所示的第IV-1陶瓷基PCB板441的陶瓷基底层110的基底B面114相对图20所示的第IV-2陶瓷基PCB板442的陶瓷基底层110的基底A面112进行覆合,通过覆合层130实现两陶瓷基PCB板之间的覆合联接。The base B surface 114 of the ceramic base layer 110 of the IV-1 ceramic-based PCB board 441 shown in FIG. 19 is opposed to the base A surface 112 of the ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 shown in FIG. Covering, the cladding joint between the two ceramic-based PCB boards is realized by the lamination layer 130.
同样地,图21所示的第IV-2陶瓷基PCB板442的陶瓷基底层110的基底B面114相对图22所示的第IV-3陶瓷基PCB板443的陶瓷基底层110的基底A面112进行覆合,通过覆合层130实现第IV-2陶瓷基PCB板442和第IV-3陶瓷基PCB板443的覆合联接。Similarly, the base B face 114 of the ceramic base layer 110 of the IV-2 ceramic-based PCB board 442 shown in FIG. 21 is opposite to the base A of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 shown in FIG. The surface 112 is laminated, and the cladding joint of the IV-2 ceramic-based PCB board 442 and the IV-3 ceramic-based PCB board 443 is realized by the cover layer 130.
同样地,图23所示的第IV-3陶瓷基PCB板443的陶瓷基底层110的基底B面114相对图24所示的第IV-4陶瓷基PCB板444的陶瓷基底层110的基底A面112进行覆合,通过覆合层130实现第IV-3陶瓷基PCB板443和第IV-4陶瓷基PCB板444的覆合联接。Similarly, the base B face 114 of the ceramic base layer 110 of the IV-3 ceramic-based PCB board 443 shown in FIG. 23 is opposite to the base A of the ceramic base layer 110 of the IV-4 ceramic-based PCB board 444 shown in FIG. The face 112 is laminated, and the cover joint of the IV-3 ceramic-based PCB board 443 and the IV-4 ceramic-based PCB board 444 is realized by the cover layer 130.
上述四层陶瓷印制电路板54的制作中,可将四块的陶瓷基PCB板100一次压合后进行共晶焊接;也可以先将两块陶瓷基PCB板100两两熔融成双层陶瓷印制电路板;再将制作得到的两块双层陶瓷印制电路板熔融覆合或者借助各陶瓷基PCB板100上的贯通定位孔 用金属铆钉铆合联接而得到四层陶瓷印制电路板54。In the fabrication of the above four-layer ceramic printed circuit board 54, four ceramic-based PCB boards 100 may be pressed together for eutectic soldering; or two ceramic-based PCB boards 100 may be first melted into two-layer ceramics. a printed circuit board; the two double-layer ceramic printed circuit boards produced are melt-clad or by means of through-holes on the ceramic-based PCB board 100 A four-layer ceramic printed circuit board 54 is obtained by riveting the metal rivets.
上述三层陶瓷印制电路板54的制作中,可将三块的陶瓷基PCB板100一次压合后进行共晶焊接;也可以先将两块陶瓷基PCB板100两两熔融成双层陶瓷印制电路板;将如此制作得到双层陶瓷印制电路板再熔融覆合或用金属铆钉铆合一块陶瓷基PCB板100而得到三层的陶瓷印制电路板。In the fabrication of the above three-layer ceramic printed circuit board 54, three ceramic-based PCB boards 100 may be pressed together for eutectic soldering; or two ceramic-based PCB boards 100 may be first melted into two-layer ceramics. A printed circuit board is obtained by re-melting a double-layer ceramic printed circuit board or riveting a ceramic-based PCB board 100 with a metal rivet to obtain a three-layer ceramic printed circuit board.
如图25所示,第IV-4陶瓷基PCB板444的陶瓷基底层110的基底B面114上仅设置了用于非电子线路印制区覆盖的覆铜区125,大面积覆铜以提高基板的导热和散热性能,也可以同时用于光源固定焊装。所述覆铜区125用作光源安装固定面,表面处理可以简单处理为抗氧化铜或者铜镀镍金;当然所述覆铜区125也可以均覆上用于共晶熔融焊接的覆合层130,共晶熔融后实现同其他部件的共晶覆合联接。As shown in FIG. 25, the base B surface 114 of the ceramic base layer 110 of the IV-4 ceramic-based PCB board 444 is provided with only a copper-clad region 125 for covering the non-electronic circuit printed area, and a large area of copper is coated to improve The heat conduction and heat dissipation performance of the substrate can also be used for fixed welding of the light source. The copper-clad area 125 is used as a light source mounting fixing surface, and the surface treatment can be simply treated as copper oxide or copper-plated gold; of course, the copper-clad area 125 can also be covered with a cladding layer for eutectic fusion welding. 130, after the eutectic melting, the eutectic bonding with other components is realized.
实际应用中,通过定位孔或者其他定位方式将各陶瓷基PCB板的相对应的部分准确叠压在一起,加温至300-320℃即加温达到Au-Sn80共晶温度,各陶瓷基PCB板的覆合层130之间共晶熔融将各陶瓷基PCB板焊接成为一体的多层陶瓷电路板。此例线路铜厚2盎司,氮化铝陶瓷的导热系数170W/m·K,金锡合金导热系数57W/m·K,算上线路间隙的未覆合部分,理论导热系数>120W/m·K,远远高于其它多层电路板的导热系数。In practical applications, the corresponding parts of each ceramic-based PCB board are accurately stacked together by positioning holes or other positioning methods, and heated to 300-320 ° C to heat up to reach Au-Sn80 eutectic temperature, each ceramic-based PCB The eutectic melting between the cladding layers 130 of the board welds each of the ceramic-based PCB boards into an integrated multilayer ceramic circuit board. In this case, the copper thickness is 2 ounces, the thermal conductivity of aluminum nitride ceramics is 170 W/m·K, the thermal conductivity of gold-tin alloy is 57 W/m·K, and the uncovered portion of the line gap is calculated. The theoretical thermal conductivity is >120 W/m· K, much higher than the thermal conductivity of other multilayer boards.
本发明中,所述“覆合”一词在现有技术中的其他文献中也称之为“复合”;所述“联接”一词在现有技术中的其他文献中有时也用作“连接”,但是本申请文件中的“联接”的含义范围不仅仅指“连接”,部分场合还有“联合”的意思。In the present invention, the term "covering" is also referred to as "composite" in other documents in the prior art; the term "joining" is sometimes used as "in other documents in the prior art". "Connected", but the meaning of "joining" in this document does not only mean "connected", but also "combined" in some occasions.
在本发明中,覆合层不仅方便的通过共晶焊接实现多层陶瓷印制电路板的层间联接,且提高了电子线路印制区的导热性能;中间层的覆铜区以及覆铜区上的覆合层进一步的提高了多层陶瓷印制电路板的导热性能;陶瓷基PCB板的陶瓷基底层的陶瓷材质为三氧化二铝、氮化铝、氮化硅和氧化铍中的任意一种或多种的混合物,具有很好的导热性能和绝缘强度。电子线路印制区和覆铜区上的覆合层在实现层间联接的同时,大大提高了多层陶瓷印制电路板的导热性能;陶瓷基底层具有很好的导热性能和绝缘强度,使得本发明的多层陶瓷印制电路板具有很好导热性能,适合高功率和高热流密度的应用场合。In the present invention, the cover layer not only facilitates the interlayer connection of the multilayer ceramic printed circuit board by eutectic soldering, but also improves the thermal conductivity of the electronic circuit printed area; the copper layer of the intermediate layer and the copper-clad area The upper cladding layer further improves the thermal conductivity of the multilayer ceramic printed circuit board; the ceramic base material of the ceramic base PCB is made of any of aluminum oxide, aluminum nitride, silicon nitride and tantalum oxide. One or more mixtures with good thermal conductivity and dielectric strength. The bonding layer on the electronic circuit printing area and the copper-clad area greatly improves the thermal conductivity of the multilayer ceramic printed circuit board while achieving interlayer connection; the ceramic base layer has good thermal conductivity and dielectric strength, The multilayer ceramic printed circuit board of the present invention has excellent thermal conductivity and is suitable for applications with high power and high heat flux density.
以上所述仅为本发明的实施例,并非因此限制本发明的专利范围,凡是利用发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其他相关的技术领域,均同理包括在本发明的专利保护范围内。 The above is only the embodiment of the present invention, and thus does not limit the scope of the patent of the present invention, and the equivalent structure or equivalent process transformation made by using the description of the invention and the contents of the drawings, or directly or indirectly applied to other related technical fields. The same is included in the scope of patent protection of the present invention.

Claims (20)

  1. 一种多层陶瓷印制电路板(50),包括至少两块相互覆合的陶瓷基PCB板(100);每一块所述陶瓷基PCB板(100)包括陶瓷基底层(110)和覆合层(130);所述陶瓷基底层(110)和所述覆合层(130)之间还设置有中间层(120);A multilayer ceramic printed circuit board (50) comprising at least two ceramic-based PCB boards (100) that are mutually overlapped; each of the ceramic-based PCB boards (100) includes a ceramic base layer (110) and a laminate a layer (130); an intermediate layer (120) is further disposed between the ceramic substrate layer (110) and the cover layer (130);
    所述陶瓷基底层(110)用于导热和/或散热以及电绝缘;将所述陶瓷基底层(110)相互在总体上平行的两表面分别称作基底A面(112)和基底B面(114),所述中间层(120)设置在所述基底A面(112)上,或所述中间层(120)设置在所述基底B面(114)上;The ceramic base layer (110) is used for heat conduction and/or heat dissipation and electrical insulation; the two surfaces of the ceramic base layer (110) which are generally parallel to each other are referred to as a base A face (112) and a base B face, respectively ( 114), the intermediate layer (120) is disposed on the substrate A surface (112), or the intermediate layer (120) is disposed on the substrate B surface (114);
    所述中间层(120)用于印制电子线路和/或布设导热金属面;所述中间层(120)包括用于印制电子线路的电子线路印制区(128)和/或用于布设导热金属面的覆铜区(125),所述覆铜区(125)在中间层大面积覆盖、实现导热和散热;The intermediate layer (120) is used for printing electronic circuits and/or for laying a thermally conductive metal surface; the intermediate layer (120) comprises an electronic circuit printing area (128) for printing electronic circuits and/or for routing a copper-clad region (125) of a thermally conductive metal surface, the copper-clad region (125) covering a large area in the intermediate layer to achieve heat conduction and heat dissipation;
    所述覆合层(130)为具有共晶熔融特性的共晶材料层;所述覆合层(130)用于同另一块陶瓷基PCB板(100)的另一所述覆合层(130)共晶熔融覆合并实现热传导或热传导及电连接;所述覆合层(130)包括电子线路印制区覆合层(138)和/或覆铜区覆合层(135);所述电子线路印制区覆合层(138)均匀布覆于所述电子线路印制区(128)的印制电子线路各线条和各节点上;所述覆铜区覆合层(135)均匀布覆于所述覆铜区(125)的导热金属面上;The cover layer (130) is a eutectic material layer having eutectic melting characteristics; the cover layer (130) is used for another of the cover layers (130) of another ceramic-based PCB board (100) a eutectic fusion coating to achieve thermal conduction or thermal conduction and electrical connection; the cladding layer (130) comprising an electronic circuit printed region overlay layer (138) and/or a copper clad region cladding layer (135); The circuit printed area cover layer (138) is evenly distributed on the lines and nodes of the printed circuit of the electronic circuit printing area (128); the copper-clad area cover layer (135) is evenly distributed On the thermally conductive metal surface of the copper-clad region (125);
    所述陶瓷基PCB板(100)相向地两两贴合加热,借助其上的所述覆合层(130)完成共晶熔融焊接,从而将各该陶瓷基PCB板(100)熔融覆合联接成为层数至少为两层的多层陶瓷印制电路板(50)。The ceramic-based PCB board (100) is laminated and heated to each other, and the eutectic fusion welding is completed by the cover layer (130) thereon, thereby fused and laminated the ceramic-based PCB boards (100). A multilayer ceramic printed circuit board (50) having at least two layers.
  2. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述各该陶瓷基PCB板(100)需要覆合的两相向的中间层的印制电子线路和/或导热金属面的图形相互呈镜像对称,或至少大部分的印制电子线路和/或导热金属面的图形呈镜像对称;Each of the ceramic-based PCB boards (100) requires a pattern of printed electronic circuits and/or thermally conductive metal surfaces of the two opposing intermediate layers to be mirror-symmetrical to each other, or at least a majority of the printed electronic circuits and/or The pattern of the thermally conductive metal surface is mirror symmetrical;
    所述各该陶瓷基PCB板(100)需要覆合的两相向的中间层的印制电子线路和/或导热金属面的图形不对称时,与该不对称部分印制电子线路和/或导热金属面相向的那面是空白的陶瓷面,或与该不对称部分印制电子线路和/或导热金属面相向的那面是孤岛状的印制电子线路图形。When the ceramic-based PCB board (100) needs to be covered by the two opposite intermediate layers, the printed circuit and/or the thermally conductive metal surface are asymmetric in pattern, and the asymmetric portion is printed with electronic circuits and/or heat conduction. The face on which the metal faces face is a blank ceramic face, or the face that faces the asymmetrical portion of the printed circuit and/or the thermally conductive metal face is an island-shaped printed circuit pattern.
  3. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述陶瓷基底层(110)的基底A面(112)和基底B面(114)上均设置有所述中间层(120)时,各该所述中间层(120)上的印制电子线路和/或导热金属面通过所述陶瓷基底层(110)上的 金属孔(118)电联接;所述金属孔(118)包括被金属柱状物贯通填充的实心金属孔和或孔壁已被镀覆金属的金属化通孔。When the intermediate layer (120) is disposed on the base A surface (112) and the base B surface (114) of the ceramic base layer (110), the printed circuit on each of the intermediate layers (120) And/or a thermally conductive metal surface passing through the ceramic substrate layer (110) The metal hole (118) is electrically coupled; the metal hole (118) includes a solid metal hole that is filled through the metal pillar and a metallized through hole in which the hole wall has been plated with metal.
  4. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述多层陶瓷印制电路板(50)包括三层陶瓷印制电路板;所述三层陶瓷印制电路板由中间的陶瓷基PCB板(100)分别与其两侧面的两块陶瓷基PCB板(100)共晶熔融覆合而成;The multilayer ceramic printed circuit board (50) comprises a three-layer ceramic printed circuit board; the three-layer ceramic printed circuit board consists of two ceramic-based PCBs on the two sides of the ceramic-based PCB board (100) Plate (100) eutectic fusion lamination;
    该中间的陶瓷基PCB板(100)的陶瓷基底层(110)的基底A面(112)上和基底B面(114)上均设置有所述中间层(120),并且在所述基底A面(112)的中间层(120)上和所述基底B面(114)的中间层(120)上都布设所述覆合层(130),以适应同一块所述陶瓷基PCB板(100)的基底A面(112)上和基底B面(114)上分别都再覆合另一块陶瓷基PCB板(100)的情况。The intermediate layer (120) is disposed on the substrate A surface (112) and the substrate B surface (114) of the ceramic base layer (110) of the intermediate ceramic-based PCB board (100), and the substrate A is disposed on the substrate A The cover layer (130) is disposed on the intermediate layer (120) of the face (112) and the intermediate layer (120) of the base B face (114) to accommodate the same piece of the ceramic-based PCB board (100) The case where the other ceramic-based PCB board (100) is overlaid on the substrate A side (112) and the substrate B side (114), respectively.
  5. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述多层陶瓷印制电路板(50)包括层数为四层及其以上的多层陶瓷印制电路板(50);该多层陶瓷印制电路板(50)中包括至少四块陶瓷基PCB板(100),各该陶瓷基PCB板(100)之间借助各自的所述覆合层(130)和同其相向的所述覆合层(130)之间的共晶熔融覆合形成多层陶瓷印制电路板(50);所述多层陶瓷印制电路板(50)的层数与所述陶瓷基PCB板(100)的数量对应。The multilayer ceramic printed circuit board (50) comprises a multilayer ceramic printed circuit board (50) having a number of layers of four or more; the multilayer ceramic printed circuit board (50) includes at least four ceramics a base PCB board (100), each of which is fused by eutectic between the ceramic-based PCB boards (100) by means of the respective cladding layer (130) and the facing layer (130) A multilayer ceramic printed circuit board (50) is formed; the number of layers of the multilayer ceramic printed circuit board (50) corresponds to the number of the ceramic-based PCB boards (100).
  6. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述覆铜区(125)的导热金属面与所述电子线路印制区(128)中印制电子线路的局部功能网络电联接,或所述覆铜区(125)的导热金属面与所述电子线路印制区(128)中的印制电子线路整体地有电联接。The thermally conductive metal surface of the copper-clad region (125) is electrically coupled to a local functional network of the printed circuit in the electronic circuit printed region (128), or the thermally conductive metal surface of the copper-clad region (125) The printed electronic circuits in the electronic circuit printed area (128) are integrally electrically coupled.
  7. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述电子线路印制区(128)和所述覆铜区(125)之间还设置有用于电绝缘的隔离区(127),所述隔离区(127)上不设置所述覆合层(130)。An isolation region (127) for electrically insulating is disposed between the electronic circuit printing region (128) and the copper-clad region (125), and the cladding layer is not disposed on the isolation region (127) ( 130).
  8. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述电子线路印制区(128)包括用于设置高功率密度部件的高功率密度部件固定区(1283)、用于设置控制电路的控制电路区(1285)和用于布設电力电子线路的电力电子线路区(1287)。The electronic circuit printed area (128) includes a high power density component fixing area (1283) for setting a high power density component, a control circuit area (1285) for setting a control circuit, and power for deploying a power electronic circuit. Electronic circuit area (1287).
  9. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    参与共晶焊接的两面相向的所述覆合层(130)布覆的共晶材料为Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金或Sn-Pb锡铅合金之任意一种。 The eutectic material coated on the two-sided facing cladding layer (130) participating in the eutectic soldering is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Au-Ge gold bismuth alloy, Ag-Sn silver. Any one of a tin alloy, a Sn-Bi tin antimony alloy, a Sn-In tin indium alloy, or a Sn-Pb tin-lead alloy.
  10. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    参与共晶焊接的两面相向的所述覆合层(130),其中一所述覆合层(130)布覆的共晶材料是Au-Sn金锡合金、Au-Si金硅共晶材料、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金或Sn-Pb锡铅合金中的任意一种;Participating in the eutectic soldering of the two layers of the facing layer (130), wherein the eutectic material covered by the covering layer (130) is Au-Sn gold tin alloy, Au-Si gold silicon eutectic material, Any one of Au-Ge gold-niobium alloy, Ag-Sn silver-tin alloy, Sn-Bi tin-bismuth alloy, Sn-In tin-indium alloy or Sn-Pb tin-lead alloy;
    其中另一所述覆合层(130)布覆的共晶材料是单层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、钯Pd或铝Al;或者该另一所述覆合层(130)布覆的共晶材料是金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、镍Ni、锂Li、钯Pd抑或铝Al诸材料中任择两种或两种以上的单层,交替布覆成为多层结构。The eutectic material coated by the other cladding layer (130) is a single layer of gold Au, tin Sn, silicon Si, silver Ag, yGe, 铋Bi, indium In, nickel Ni, lithium Li, palladium Pd. Or aluminum Al; or the eutectic material coated by the other cladding layer (130) is gold Au, tin Sn, silicon Si, silver Ag, germanium Ge, germanium Bi, indium In, nickel Ni, lithium Li, A single layer of two or more kinds of palladium Pd or aluminum Al materials may be alternately laid to form a multilayer structure.
  11. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    参与共晶焊接的两面相向的两所述覆合层(130),互相有别地、分别布覆有单层的或交替布覆多层的金Au、锡Sn、硅Si、银Ag、锗Ge、铋Bi、铟In、钯Pd或铅Pb诸元素材料之一种;Two of the two overlapping layers (130) participating in the eutectic soldering are separately coated with a single layer or a plurality of layers of gold Au, tin Sn, silicon Si, silver Ag, germanium. a material of Ge, 铋Bi, indium In, palladium Pd or lead Pb;
    参与共晶焊接的两面相向的两所述覆合层(130),其各自用于熔融覆合的表层共晶材料是两种互不相同的材料;Two overlapping layers (130) of two sides facing each other in the eutectic soldering, wherein the surface eutectic materials for melting and laminating are two mutually different materials;
    所述该两种材料在共晶焊接时,熔融覆合形成Au-Sn金锡合金、Au-Si金硅共晶层、Au-Ge金锗合金、Ag-Sn银锡合金、Sn-Bi锡铋合金、Sn-In锡铟合金,以及Sn-Pb锡铅合金中的任意一种。The two materials are melt-clad to form Au-Sn gold-tin alloy, Au-Si gold-silicon eutectic layer, Au-Ge gold-bismuth alloy, Ag-Sn silver-tin alloy, and Sn-Bi tin during eutectic soldering. Any of niobium alloy, Sn-In tin indium alloy, and Sn-Pb tin-lead alloy.
  12. 根据权利要求9所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 9, wherein
    所述Au-Sn金锡合金,按质量百分比计,其中含金Au80.0%±2.0%,其余为锡Sn。The Au-Sn gold-tin alloy, in terms of mass percentage, contains gold Au 80.0% ± 2.0%, and the balance is tin Sn.
  13. 根据权利要求9所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 9, wherein
    所述Ag-Sn银锡合金,按质量百分比计,其中含锡Sn96.5%±2.0%,其余为银Ag。The Ag-Sn silver-tin alloy is in a mass percentage, wherein the tin-containing Sn is 96.5%±2.0%, and the balance is silver Ag.
  14. 根据权利要求9所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 9, wherein
    所述Au-Ge金锗合金,按质量百分比计,其中含金Au88.0%±2.0%,其余为锗Ge。The Au-Ge gold-bismuth alloy, in terms of mass percentage, contains gold Au88.0%±2.0%, and the rest is 锗Ge.
  15. 根据权利要求9所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 9, wherein
    所述Au-Si金硅共晶材料,按质量百分比计,其中含金Au97.0%±2.0%,其余为硅Si。The Au-Si gold silicon eutectic material, in terms of mass percentage, contains gold Au 97.0% ± 2.0%, and the rest is silicon Si.
  16. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述覆合层(130)的厚度为2微米至100微米。The cover layer (130) has a thickness of from 2 micrometers to 100 micrometers.
  17. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述覆合层(130)的厚度为3微米至20微米。The cover layer (130) has a thickness of from 3 micrometers to 20 micrometers.
  18. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于, The multilayer ceramic printed circuit board according to claim 1, wherein
    所述陶瓷基底层(110)的材质,采用导热系数大于等于2W/m·K的高导热陶瓷材料;制作所述陶瓷基底层(110)的陶瓷材料包括三氧化二铝、氮化铝、氮化硅和氧化铍;所述陶瓷基底层(110)为上述四种材料任选一种或两种及两种以上的组合。The material of the ceramic base layer (110) is a high thermal conductive ceramic material having a thermal conductivity of 2 W/m·K or more; the ceramic material for forming the ceramic base layer (110) includes aluminum oxide, aluminum nitride, and nitrogen. Silicon and yttrium oxide; the ceramic base layer (110) is one or a combination of two or more of the above four materials.
  19. 根据权利要求1所述的多层陶瓷印制电路板,其特征在于,The multilayer ceramic printed circuit board according to claim 1, wherein
    所述相互覆合的多块所述陶瓷基PCB板(100)的陶瓷基底层(110)的材质可以相同;或所述相互覆合的多块陶瓷基PCB板(100)的陶瓷基底层(110)的材质各不相同;各不同的陶瓷基底层(110)所用的材料依据不同层的导热和绝缘需求选择搭配。The ceramic base layer (110) of the plurality of ceramic-based PCB boards (100) that are overlapped with each other may be made of the same material; or the ceramic base layer of the plurality of ceramic-based PCB boards (100) that are overlapped with each other ( 110) The materials are different; the materials used for the different ceramic base layers (110) are selected according to the heat conduction and insulation requirements of the different layers.
  20. 一种用于制造权利要求1至19任一项所述多层陶瓷印制电路板的方法包括以下步骤,A1:在所述陶瓷基PCB板(100)的中间层(120)的电子线路印制区(128)的印制电子线路各线条和各节点上均匀布覆共晶材料,和/或所述陶瓷基PCB板(100)的中间层(120)的覆铜区(125)的导热金属面上均匀布覆共晶材料,在所述中间层(120)的印制电子线路各线条和各节点上和/或导热金属面上形成覆合层(130);A method for manufacturing the multilayer ceramic printed circuit board according to any one of claims 1 to 19, comprising the steps of: A1: electronic circuit printing on the intermediate layer (120) of the ceramic-based PCB board (100) The eutectic material is uniformly distributed on each line and each node of the printed circuit of the zone (128), and/or the heat conduction of the copper-clad zone (125) of the intermediate layer (120) of the ceramic-based PCB board (100) Uniformly coating the eutectic material on the metal surface, forming a cladding layer (130) on each line and each node of the printed circuit of the intermediate layer (120) and/or on the thermally conductive metal surface;
    在布覆所述覆合层(130)之前,所述陶瓷基PCB板(100)的中间层(120)上已设置有印制电子线路的电子线路印制区(128)和用于中间层大面积覆盖进行导热和散热的导热金属面即覆铜区(125);Before the covering layer (130) is laid, the intermediate layer (120) of the ceramic-based PCB board (100) is provided with an electronic circuit printing area (128) for printed circuit and for the intermediate layer A large area covers a thermally conductive metal surface that conducts heat and heat, that is, a copper-clad area (125);
    A2:将至少两块陶瓷基PCB板(100)的覆合层(130)相向压合,共同加热到所用共晶材料的共晶温度,进行共晶熔融覆合而使各陶瓷基PCB板(100)熔融覆合联接成为一体化多层陶瓷印制电路板(50);A2: pressing at least two cladding layers (130) of the ceramic-based PCB board (100) to each other, heating together to the eutectic temperature of the eutectic material used, and performing eutectic fusion coating to make each ceramic-based PCB board ( 100) fusion lamination is joined to form an integrated multilayer ceramic printed circuit board (50);
    当所述陶瓷基PCB板(100)的数量超过两块时,各该陶瓷基PCB板(100)之间借助各自的所述覆合层(130)和与其相向的所述覆合层(130)之间的共晶熔融覆合形成多层陶瓷印制电路板(50);所述多层陶瓷印制电路板(50)的层数与所述陶瓷基PCB板(100)的数量对应。 When the number of the ceramic-based PCB boards (100) exceeds two, each of the ceramic-based PCB boards (100) is supported by the respective cover layer (130) and the cover layer (130) facing thereto. The eutectic fusion cladding between the layers forms a multilayer ceramic printed circuit board (50); the number of layers of the multilayer ceramic printed circuit board (50) corresponds to the number of the ceramic-based PCB boards (100).
PCT/CN2017/091822 2016-07-06 2017-07-05 Multi-layer ceramic printed circuit board and manufacturing method therefor WO2018006819A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610526784.0 2016-07-06
CN201610526784.0A CN106550534B (en) 2016-07-06 2016-07-06 Multilayer ceramic printed circuit board and its manufacturing method

Publications (1)

Publication Number Publication Date
WO2018006819A1 true WO2018006819A1 (en) 2018-01-11

Family

ID=58365792

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/091822 WO2018006819A1 (en) 2016-07-06 2017-07-05 Multi-layer ceramic printed circuit board and manufacturing method therefor

Country Status (2)

Country Link
CN (1) CN106550534B (en)
WO (1) WO2018006819A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112258948A (en) * 2020-11-03 2021-01-22 重庆广播电视大学重庆工商职业学院 PCB circuit board circuit simulation analysis demonstration teaching device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106550534B (en) * 2016-07-06 2019-11-19 深圳市微纳科学技术有限公司 Multilayer ceramic printed circuit board and its manufacturing method
CN113225901B (en) * 2021-05-12 2023-01-10 四川锐宏电子科技有限公司 Multilayer thick film ceramic-based circuit board and preparation process thereof
CN114203746B (en) * 2021-12-02 2024-09-06 Tcl华星光电技术有限公司 Display panel, preparation method of display panel and display device
CN115802596B (en) * 2023-02-13 2023-05-05 四川斯艾普电子科技有限公司 Thick film ceramic circuit board and manufacturing method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5903583A (en) * 1995-02-22 1999-05-11 Ullman; Christoph Diode laser component with cooling element and diode laser module
CN1256514A (en) * 1998-12-10 2000-06-14 株式会社东芝 Insulated substrate, its making method and modular semiconductor device having the same thereof
US20060269765A1 (en) * 2002-03-11 2006-11-30 Steven Collier Encapsulated ceramic armor
CN102458043A (en) * 2010-10-27 2012-05-16 库拉米克电子学有限公司 Metal-ceramic substrate and method for producing such a substrate
CN205987523U (en) * 2016-07-06 2017-02-22 深圳市微纳科学技术有限公司 Multilayer ceramic printed circuit board
CN106550534A (en) * 2016-07-06 2017-03-29 深圳市微纳科学技术有限公司 Multilayer ceramic printed circuit board and its manufacturing method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5903583A (en) * 1995-02-22 1999-05-11 Ullman; Christoph Diode laser component with cooling element and diode laser module
CN1256514A (en) * 1998-12-10 2000-06-14 株式会社东芝 Insulated substrate, its making method and modular semiconductor device having the same thereof
US20060269765A1 (en) * 2002-03-11 2006-11-30 Steven Collier Encapsulated ceramic armor
CN102458043A (en) * 2010-10-27 2012-05-16 库拉米克电子学有限公司 Metal-ceramic substrate and method for producing such a substrate
CN205987523U (en) * 2016-07-06 2017-02-22 深圳市微纳科学技术有限公司 Multilayer ceramic printed circuit board
CN106550534A (en) * 2016-07-06 2017-03-29 深圳市微纳科学技术有限公司 Multilayer ceramic printed circuit board and its manufacturing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112258948A (en) * 2020-11-03 2021-01-22 重庆广播电视大学重庆工商职业学院 PCB circuit board circuit simulation analysis demonstration teaching device

Also Published As

Publication number Publication date
CN106550534B (en) 2019-11-19
CN106550534A (en) 2017-03-29

Similar Documents

Publication Publication Date Title
WO2018006819A1 (en) Multi-layer ceramic printed circuit board and manufacturing method therefor
KR101049698B1 (en) LED array module and manufacturing method thereof
CN104365185B (en) Printed circuit boards including conductive substrate, particularly for power electronics modules
KR101035335B1 (en) Light Emitting Diode Package
CN103094451B (en) LED module and bonding method thereof
CN101888740B (en) Convex metal printed circuit board and manufacturing method thereof
JP6290380B2 (en) Light emitting device substrate, light emitting device, and method of manufacturing light emitting device substrate
EP1659839A2 (en) Thermal management of surface-mount circuit devices on laminate ceramic substrate
US20110024785A1 (en) Light Emitting Diode Device
JP2011211154A (en) Light-emitting device
JP6191667B2 (en) Light emitting device
TWI499100B (en) Light-emitting diode carrier combination and manufacturing method thereof
WO2018006831A1 (en) Multi-layer ceramic printed circuit board provided with heat sink substrate, and manufacturing method therefor
CN205987523U (en) Multilayer ceramic printed circuit board
US20190088408A1 (en) Wiring board and planar transformer
JP2008124243A (en) Heat transfer substrate, its production process and circuit module
JP2012094679A (en) Substrate manufacturing method
KR20120080516A (en) Lighting device and method for forming the same
CN205987522U (en) Be provided with multilayer ceramic printed circuit board of heat sink base plate
JP2013008826A (en) Wiring board for light emitting element mounting and manufacturing method of the same
JP7252705B2 (en) Multilayer circuit board and manufacturing method thereof
CN119181690B (en) Power device
CN219592686U (en) Composite substrate applied to light source module and light source module
CN109524374A (en) A kind of LED light module
TWI832972B (en) Circuit substrate, mounting substrate, lighting device, method for producing circuit substrate, and method for producing mounting substrate

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17823631

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03/06/2019)

122 Ep: pct application non-entry in european phase

Ref document number: 17823631

Country of ref document: EP

Kind code of ref document: A1

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载