+

WO2017030117A1 - Procédé et système de chiffrement/déchiffrement de données de communication - Google Patents

Procédé et système de chiffrement/déchiffrement de données de communication Download PDF

Info

Publication number
WO2017030117A1
WO2017030117A1 PCT/JP2016/073907 JP2016073907W WO2017030117A1 WO 2017030117 A1 WO2017030117 A1 WO 2017030117A1 JP 2016073907 W JP2016073907 W JP 2016073907W WO 2017030117 A1 WO2017030117 A1 WO 2017030117A1
Authority
WO
WIPO (PCT)
Prior art keywords
ciphertext
key sequence
exclusive
plaintext
encryption
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2016/073907
Other languages
English (en)
Japanese (ja)
Inventor
幹太 松浦
ミオドラッグ ミハイエビッチ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Tokyo NUC
Original Assignee
University of Tokyo NUC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Tokyo NUC filed Critical University of Tokyo NUC
Publication of WO2017030117A1 publication Critical patent/WO2017030117A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/34—Encoding or coding, e.g. Huffman coding or error correction

Definitions

  • the present invention relates to encryption / decryption of communication data using stream encryption.
  • a stream cipher uses a key sequence generated by a pseudo-random number generator using a secret key or initialization vector as a seed, and encryption is performed by exclusive OR operation for each bit of the plaintext sequence and the key sequence.
  • a text sequence is generated, and in decryption, a plaintext sequence is generated by exclusive OR operation for each bit of the ciphertext sequence and the key sequence.
  • stream ciphers are classified into an external synchronization type and a self-synchronization type when focusing on the synchronization of the key sequence generator.
  • Non-Patent Documents 1 to 8 Various stream ciphers have been proposed. For specific examples, eSTREAM and ISO standards that are stream cipher evaluation projects can be referred to. The security and processing performance of stream ciphers depend largely on the security and processing performance of the key sequence generator, but recently, interest in lightweight key sequence generators is high (Non-Patent Documents 1 to 8).
  • the stream cipher has a smaller load on the device than the block cipher, and the stream cipher is advantageous when performing cryptographic communication while saving computer resources such as memory and processing capacity.
  • a device with scarce computer resources such as a sensor
  • a computer-rich device such as a PC (asymmetric computer resource environment)
  • the processing cost is still too high for a device with scarce computer resources. There are challenges.
  • a device with low computer resources such as a sensor
  • a device with high computer resources such as a PC
  • the device with low computer resources operates as a sender (ie, encryption is not performed). Both when operating as a receiver (ie when performing decryption), and reducing the cost of operation on the side of a device with scarce computer resources and theoretically strict safety. is important.
  • JH Kong, L.-M.Ang, KP Seng “A comprehensive survey of modern symmetric cryptographic solutions for resource constrained environments”, Journal of Network and Computer Applications, vol. 49, pp. 15-50, 2015.
  • An object of the present invention is to provide an encryption / decryption method and system capable of reducing the operation cost on the side of a device having scarce computer resources while ensuring safety in data transmission / reception between devices. is there.
  • the communication data encryption / decryption method employed by the present invention is: A method for encrypting / decrypting communication data between a first device and a second device, comprising:
  • the first device includes a key sequence generator, an exclusive OR operator, an error correction decoder, and an embedder.
  • the second device includes a key sequence generator, an exclusive OR operator, an error correction encoder, and a decimator
  • the encryption method in the first device is: Performing an exclusive OR operation of the plaintext and the first key sequence to generate a first ciphertext; Generating a second ciphertext by embedding the first ciphertext using a second key sequence;
  • the decoding method in the second device is: Generating a third ciphertext by performing decimation on the second ciphertext received from the first device using a second key sequence; Performing an exclusive OR operation of the third ciphertext and the first key sequence to output a plaintext;
  • the encryption method in the second device is: Performing an exclusive OR operation of the plaintext and the third key sequence to generate a 1 ′ ciphertext; Generating a second 'ciphertext by error correcting encoding the first'ciphertext;
  • the communication data encryption / decryption system employed by the present invention is: An encryption / decryption system for communication data between a first device and a second device, wherein the first device comprises a key sequence generator, an exclusive OR operator, an error correction decoder, an embedder, With The second device includes a key sequence generator, an exclusive OR operator, an error correction encoder, and a decimator,
  • the encryption means in the first device is: The key sequence generator for generating a first key sequence and a second key sequence;
  • the exclusive OR calculator that performs an exclusive OR operation of the input plaintext and the first key sequence to generate a first ciphertext;
  • Consists of The decoding means in the second device is: The key sequence generator for generating a first key sequence and a second key sequence;
  • the decimator for generating a third ciphertext by performing decim
  • the processing capability of the first device is higher than the processing capability of the second device.
  • a plurality of key sequence generators are used.
  • the first key sequence and the third key sequence are generated by the first key sequence generator
  • the second key sequence and the fourth key sequence are the first key sequence. It is generated by a second key sequence generator that is separate from the sequence generator.
  • the second key sequence and the fourth key sequence may be generated by different key sequence generators
  • the first key sequence and the third key sequence may be generated by further different key sequence generators.
  • the first key sequence to the fourth key sequence may be generated by the same key sequence generator.
  • the present invention is a device that operates as an encryption device and a decryption device,
  • the device includes a key sequence generator, an exclusive OR operator, an error correction decoder, an embedder, a transmission unit, and a reception unit.
  • the encryption device The key sequence generator for generating a first key sequence and a second key sequence;
  • the exclusive OR calculator that performs an exclusive OR operation between the plaintext and the first key sequence to generate a first ciphertext;
  • the embedder for embedding the first ciphertext using a second key sequence to generate a second ciphertext;
  • the transmitting means for transmitting the second ciphertext;
  • Consists of The decryption device Decimation is performed using the fourth key sequence on the second 'ciphertext generated by error correction encoding the first' ciphertext generated by the exclusive OR operation of the plaintext and the third key sequence.
  • the receiving means for receiving the generated 3 ′ ciphertext;
  • the key sequence generator for generating a third key sequence and a fourth key sequence;
  • the error correction decoder for generating a 4 ′ ciphertext by performing error correction decoding of the 3 ′ ciphertext using a fourth key sequence;
  • the exclusive OR operator for executing the exclusive OR operation of the 4 ′ ciphertext and the third key sequence and outputting plaintext;
  • a device consisting of In one aspect, the device is a device rich in computer resources (first device).
  • the present invention is a device that operates as an encryption device and a decryption device,
  • the device includes a key sequence generator, an exclusive OR operator, an error correction encoder, a decimator, transmission means, and reception means
  • the encryption device is: The key sequence generator for generating a first key sequence and a second key sequence;
  • the exclusive OR calculator that performs an exclusive OR operation between the plaintext and the first key sequence to generate a first ciphertext;
  • the error correction encoder for error correcting encoding the first ciphertext to generate a second ciphertext;
  • the decimator for generating a third ciphertext by performing decimation on the second ciphertext using the second key sequence;
  • the transmitting means for transmitting a third ciphertext; Consists of The decoding device
  • the receiving means for receiving the 2 ′ ciphertext generated by embedding the first ′ ciphertext generated by the exclusive OR operation of the plaintext and the third key sequence using the fourth key sequence.
  • the key sequence generator for generating a third key sequence and a fourth key sequence;
  • the decimator that performs decimation on the second 'ciphertext using the fourth key sequence to generate a third'ciphertext;
  • the exclusive OR calculator for executing an exclusive OR operation of a 3 ′ ciphertext and a third key sequence and outputting a plaintext;
  • Device is a device (2nd device) with scarce computer resources.
  • the encryption / decryption method employed by the present invention is as follows: A first step of generating a first ciphertext by performing an exclusive OR operation between the plaintext and the first key sequence; A second step of error correcting encoding the first ciphertext to generate a second ciphertext; A third step of generating a third ciphertext by performing decimation on the second ciphertext using the second key sequence; A fourth step of generating a fourth ciphertext by performing error correction decryption on the third ciphertext using the second key sequence; A fifth step of executing an exclusive OR operation of the fourth ciphertext and the first key sequence to output a plaintext; Consists of.
  • the first to third steps are performed by the second device, and the fourth to fifth steps are performed by the first device.
  • the encryption / decryption system employed by the present invention is: In an encryption / decryption system comprising an encryption device and a decryption device,
  • the encryption device is: An exclusive OR calculator that performs an exclusive OR operation between the plaintext and the first key sequence to generate a first ciphertext;
  • An error correction encoder that performs error correction encoding of the first ciphertext to generate a second ciphertext;
  • a decimator that performs decimation on the second ciphertext using the second key sequence to generate a third ciphertext;
  • Consists of The decoding device An error correction decoder for generating a fourth ciphertext by performing error correction decoding on the third ciphertext using the second key sequence;
  • An exclusive OR calculator that executes an exclusive OR operation of the fourth ciphertext and the first key sequence and outputs a plaintext; Consists of.
  • the encryption device is included in a second device and the decryption device is included in the first device.
  • the first to second steps are performed by the first device, and the third to fourth steps are performed by the second device.
  • the encryption / decryption system employed by the present invention is: In an encryption / decryption system comprising an encryption device and a decryption device,
  • the encryption device is: An exclusive OR calculator that performs an exclusive OR operation between the plaintext and the first key sequence to generate a first ciphertext;
  • Consists of The decoding device A decimator that performs decimation on the second ciphertext using the second key sequence to generate a third ciphertext;
  • An exclusive OR calculator that executes an exclusive OR operation of the third ciphertext and the first key sequence and outputs a plaintext; Consists of.
  • the encryption device is included in a first device and the decryption device is included in a second device.
  • the encryption method employed by the present invention is: Performing an exclusive OR operation of the plaintext and the first key sequence to generate a first ciphertext; Generating a second ciphertext by error-correcting the first ciphertext; Performing a decimation on the second ciphertext using the second key sequence to generate a third ciphertext; Consists of.
  • the encryption device employed by the present invention is: An exclusive OR calculator that performs an exclusive OR operation between the plaintext and the first key sequence to generate a first ciphertext; An error correction encoder that performs error correction encoding of the first ciphertext to generate a second ciphertext; A decimator that performs decimation on the second ciphertext using the second key sequence to generate a third ciphertext; Consists of.
  • the said encryption method and apparatus are implement
  • the decoding method adopted by the present invention is as follows: Generated by performing decimation using the second key sequence on the second ciphertext generated by error correction encoding the first ciphertext generated by the exclusive OR operation of the plaintext and the first key sequence A decryption method of the third ciphertext, Generating a fourth ciphertext by performing error correction decoding on the third ciphertext using the second key sequence; Performing an exclusive OR operation of the fourth ciphertext and the first key sequence to output a plaintext; It has.
  • the decoding device employed by the present invention is: Generated by performing decimation using the second key sequence on the second ciphertext generated by error correction encoding the first ciphertext generated by the exclusive OR operation of the plaintext and the first key sequence A third ciphertext decryption device, An error correction decoder for generating a fourth ciphertext by performing error correction decoding on the third ciphertext using the second key sequence; An exclusive OR calculator that executes an exclusive OR operation of the fourth ciphertext and the first key sequence and outputs a plaintext; Consists of.
  • the decoding method and apparatus are implemented by a first device.
  • encryption methods employed by the present invention are: Performing an exclusive OR operation of the plaintext and the first key sequence to generate a first ciphertext; Generating a second ciphertext by embedding the first ciphertext using a second key sequence; Consists of.
  • Other encryption devices adopted by the present invention are: An exclusive OR calculator that performs an exclusive OR operation between the plaintext and the first key sequence to generate a first ciphertext; An embedder for embedding the first ciphertext using the second key sequence to generate a second ciphertext; Consists of.
  • the encryption method and apparatus are implemented by a first device.
  • decoding methods employed by the present invention are: A method for decrypting a second ciphertext generated by embedding a first ciphertext generated by an exclusive OR operation between a plaintext and a first key sequence using a second key sequence, Performing a decimation on the second ciphertext using the second key sequence to generate a third ciphertext; Performing an exclusive OR operation of the third ciphertext and the first key sequence to output a plaintext; Consists of.
  • decoding devices adopted by the present invention are: A decryption device for a second ciphertext generated by embedding a first ciphertext generated by an exclusive OR operation between a plaintext and a first key sequence using a second key sequence, A decimator that performs decimation on the second ciphertext using the second key sequence to generate a third ciphertext; An exclusive OR calculator that executes an exclusive OR operation of the third ciphertext and the first key sequence and outputs a plaintext; Consists of.
  • the decoding method and apparatus are implemented by a second device.
  • the present invention provides a computer program for causing a computer to execute the above encryption method, A computer program for causing a computer to execute the decoding method; A computer program for causing a computer to execute the encryption / decryption method; It can also be defined as
  • the transmitter / receiver shares prior information (key sequence) necessary for error generation and correction, the sender intentionally generates an error, and the receiver corrects it. Insertion processing (embedding) is expensive, but thinning processing (decimation) for dropping signals is low cost, and error correction decoding is expensive, but error correction coding is low cost If the device with scarce computer resources is the sender and the device with rich computer resources is the receiver, the sender performs decimation and error correction coding, while the receiver performs error correction decoding and If the resource-rich device is the sender and the computer-poor device is the receiver, the sender performs embedding while the receiver performs decimation, and loads the processing with high computational resources. By deviating toward the richer device side, the operating cost of the device side with scarce computer resources was lowered. In addition, power consumption can be significantly reduced by reducing the operating cost on the device side where the computer resources are scarce.
  • the safety can be reduced to a problem well-known in the field of coding theory (decoding after noise insertion or signal loss).
  • the security of the cipher text when the device rich in computer resources is the sender depends on the security of the adopted key sequence generator and the embedding (insertion) of the binary vector using the key sequence.
  • the security of the ciphertext when the sender is a device with scarce computer resources depends on the security of the key sequence generator to be adopted and the decimation of the binary vector using the key sequence.
  • the present invention proposes a cryptographic processing scheme, and the specific configuration of each block or component is not limited. For example, it is used in combination with existing technology or stream encryption technology that will be developed in the future. Can do.
  • the component is a black box (for example, the key sequence generation of the element technology does not depend on a specific algorithm)
  • the proposed method itself is not used because the specific algorithm is broken. It does not fail.
  • the communication data encryption / decryption system includes a first device and a second device.
  • FIG. 1 shows one first device and one second device for convenience, the encryption / decryption system includes one or more first devices and one or more second devices. It may be.
  • the first device and the second device both include a computer and have communication functions such as Bluetooth and Wifi.
  • the computer includes an input unit, a storage unit, a processing unit (arithmetic unit or CPU), an output unit, and the like as hardware, and executes predetermined processing by software (computer program).
  • the first device is rich in computer resources (CPU, memory, etc.), and the second device is scarce in computer resources.
  • the first device has a higher processing capability (calculation capability) than the second device, and the second device can operate with lower power consumption.
  • Examples of the first device include PCs (desktops, laptops, notebooks, etc.), servers, mobile computers (smartphones, mobile phones, PDAs, tablets, wearable computers with predetermined computer resources, etc.), tag readers, etc.
  • PCs desktops, laptops, notebooks, etc.
  • servers mobile computers (smartphones, mobile phones, PDAs, tablets, wearable computers with predetermined computer resources, etc.), tag readers, etc.
  • the second device examples include a sensor (IC built-in), an RFID tag, an IC tag, an IC card, and a wearable computer.
  • the second device is a sensor (a wearable sensor, an embedded sensor, etc.) that can be employed in a wireless sensor network (WSN) or a ubiquitous sensor network (USN).
  • WSN wireless sensor network
  • USB ubiquitous sensor network
  • Both the first device and the second device are provided with an input unit, an output unit, and a communication function (transmission unit, reception unit), and can communicate via a computer network (typically the Internet).
  • Data can be transmitted and received (typically wireless) between the first device and the second device.
  • a second device for example, a sensor
  • data acquired by the sensor is transmitted to the first device (a server or a host computer) via a wireless network.
  • Both the first device and the second device include an encryption device and a decryption device, and encryption communication is performed in the exchange of data.
  • data (bit string) transmitted from the first device to the second device is encrypted by the encryption device of the first device and transmitted to the second device
  • the data received by the second device is
  • the data (bit string) decrypted (decrypted) by the decryption device of the two devices and first transmitted from the second device to the device is encrypted by the encryption device of the second device and transmitted to the first device
  • Data received by one device is decoded (decoded) by the decoding device of the first device.
  • bidirectional encrypted communication of data is performed between the first device and the second device, but only in one direction from the first device to the second device, or from the second device to the first device. Encryption communication may be employed only in one direction.
  • Each component of the encryption device and the decryption device can be configured by computer hardware / software.
  • the first device includes a key sequence generator, an exclusive OR operator, an embedder (embedder), an error correction decoder, and data transmission / reception means.
  • the encryption device of the first device (upper diagram in FIG. 2) is composed of a key sequence generator, an exclusive OR operator, and an embedder, and the decryption device (upper diagram in FIG. 3) is a key sequence generator, exclusive It consists of a logical sum operator and an error correction decoder.
  • the first device rich in computer resources performs random bit embedding after performing a bitwise exclusive OR operation (stream cipher operation) with a lightweight key sequence generator during transmission, that is, in encryption processing.
  • the first device performs stream cipher operation after performing error correction decoding at the time of reception, that is, in the decoding process.
  • the second device includes a key sequence generator, an exclusive OR calculator, a decimation unit (decimator), an error correction encoder, and data transmission / reception means.
  • the encryption device (lower diagram in FIG. 3) of the second device is composed of a key sequence generator, an exclusive OR operator, a decimation unit, and an error correction encoder, and the decryption device (lower diagram in FIG. 2) is a key sequence generator. Unit, an exclusive OR calculator, and a decimation unit.
  • the second device with scarce computer resources performs error correction coding after performing stream cipher operation during transmission, that is, encryption processing, and further performs decimation (decimation processing). Further, the second device performs stream cipher computation after decimation at the time of reception, that is, in the decryption process.
  • the types of key sequence generators and stream ciphers that can be used in this embodiment are not limited, and the present invention can be implemented using existing techniques.
  • a block cipher that operates in the CTR mode may be employed.
  • the means for synchronizing the key sequence generators of the first device and the second device is not limited.
  • the key sequence generator is a lightweight key sequence generator.
  • a lightweight key sequence generator although not limited thereto, for example, Trivium (Non-patent Document 3) or Grain v1 (Non-patent Document 8) proposed by eSTREAM can be employed.
  • the error correction code is a technique for correcting an error that occurs in a transmission path by providing redundancy to information to be transmitted.
  • the encoder adds redundant bits to the information sequence.
  • a decoder corrects bit errors occurring in the communication path.
  • the decoder corrects the error using the added redundant bits.
  • the transmitter / receiver shares prior information (key sequence) necessary for error generation and correction, the sender intentionally generates an error, and the receiver corrects it.
  • the key sequence (secret parameter) supplied from the key sequence generator is used when the embedder, the decimation unit, and the error correction decoder perform the embedding process, the decimation process, and the decoding process, respectively.
  • Insertion processing is expensive, but thinning processing (decimation) for dropping signals is low cost, and error correction decoding is expensive, but error correction coding is low cost
  • the second device performs decimation and error correction coding, while the first device performs error correction decoding and the first device
  • the sender or the second device is the receiver, the first device performs embedding while the second device performs decimation so that the processing with high load is biased toward the first device.
  • the operation cost of the second device can be kept low.
  • LDPC codes low-density parity-check code
  • Non-Patent Documents 9 and 10 Non-Patent Documents 9 and 10 can be referred to.
  • codes other than the LDPC code include, but are not limited to, an LT (Luby-Transform) code exemplified as an RS (Reed-Solomon) code and a fountain code.
  • embedding and insertion are substantially synonymous in the process of adding bits to a binary bit string.
  • the embedding is used from the viewpoint of the embedding side (sender), and since the key sequence knows where to embed bits, “deterministic insertion” is performed. Insertion is also used when viewed from the standpoint of a third party (including an attacker). For third parties who do not know the key sequence, it is not possible to distinguish between embedded (inserted) bits and stochastic noise.
  • decimation and deletion are substantially synonymous in the process of dropping bits from a binary bit string.
  • the encryption device in the first device is: A key sequence generator for generating a first key sequence and a second key sequence; An exclusive OR calculator that executes an exclusive OR operation of the input plaintext and the first key sequence to generate a first ciphertext; An embedder for embedding the first ciphertext using the second key sequence to generate a second ciphertext; Consists of
  • the decoding device in the second device is: A key sequence generator for generating a first key sequence and a second key sequence; A decimator that performs decimation on the second ciphertext received from the first device using the second key sequence to generate a third ciphertext; An exclusive OR calculator that executes an exclusive OR operation of the third ciphertext and the first key sequence and outputs a plaintext; Consists of.
  • the encryption method in the first device is Performing an exclusive OR operation of the plaintext and the first key sequence to generate a first ciphertext; Generating a second ciphertext by embedding the first ciphertext using a second key sequence; With The decoding method in the second device is: Performing decimation on the second ciphertext received from the first device using the second key sequence to generate a third ciphertext; Performing an exclusive OR operation of the third ciphertext and the first key sequence to output a plaintext; Is provided.
  • the encryption device in the second device includes a key sequence generator for generating a third key sequence and a fourth key sequence, An exclusive OR calculator that performs an exclusive OR operation of the plaintext and the third key sequence to generate a 1 ′ ciphertext; An encoder for error-correcting the first 'ciphertext to generate a second'ciphertext; A decimator that performs decimation on the second 'ciphertext using the fourth key sequence to generate a third'ciphertext; Consists of The decoding device in the first device is: A key sequence generator for generating a third key sequence and a fourth key sequence; A decoder that performs error correction decoding on the 3 ′ ciphertext received from the second device using a fourth key sequence to generate a 4 ′ ciphertext; An exclusive OR calculator that performs an exclusive OR operation of the 4 ′ ciphertext and the third key
  • the encryption method in the second device is Performing an exclusive OR operation of the plaintext and the third key sequence to generate a 1 ′ ciphertext; Generating a second ciphertext by error correcting encoding the first ciphertext; Performing decimation on the second 'ciphertext using the fourth key sequence to generate a third'ciphertext;
  • the decoding method in the first device is: Generating a 4 ′ ciphertext by performing error correction decoding on the 3 ′ ciphertext received from the second device using a fourth key sequence; Performing an exclusive OR operation of the 4 ′ ciphertext and the second key sequence to output plaintext; It has.
  • FIG. 4 shows an overall view of the encryption / decryption system in the asymmetric computer resource environment.
  • the figure shows a lightweight key sequence generator, an encoding block, a decoding block, an embedding block, and a decimation block exemplified as a key sequence generator.
  • the lightweight key sequence generator generates binary key sequences X, X * , and X ** .
  • the binary key sequence X is generated by the first lightweight key sequence generator, and the binary key sequences X * and X ** are generated by the second lightweight key.
  • coding block provide the encoding ⁇ 0,1 ⁇ n ⁇ ⁇ 0,1 ⁇ n + m .
  • embedding block m random bits are inserted (embedded) into a given n-dimensional binary vector using the binary key sequence X * .
  • decimation block a predetermined n bits are selected by performing decimation on a given n + m-dimensional binary vector using a binary key sequence X ** (or X * ).
  • An n-dimensional binary vector which is a segment of a key sequence generated by a binary key sequence generator.
  • An n-dimensional binary vector which is a segment of a key sequence generated by a binary key sequence generator.
  • n + m-dimensional binary vector which is a segment of a key sequence generated by a binary key sequence generator.
  • An m-dimensional binary vector the elements of which are realized by independent, iso-distributed (iid) binary random variables.
  • Decimation operator i.e. binary vector of (n + m) dimensions under the control of vector X ** From According to the above, a predetermined n bits are selected.
  • FIG. 5 shows the encryption / decryption system shown in FIG. 4 in an organized manner.
  • Encryption in the first device uses key sequence generation and random bit embedding (see the upper diagram in FIG. 2), and encryption in the second device uses key sequence generation, encoding, and decimation (see the lower diagram in FIG. 3). ).
  • Decryption (decryption) in the first device uses key sequence generation and decryption (see the upper diagram in FIG. 3), and decryption (decryption) in the second device uses key sequence generation and decimation (see the lower diagram in FIG. 2). .
  • the first device When the first device is a sender and the second device is a receiver, the first device performs embedding while the second device performs decimation, the second device is the sender, and the first device is the receiver In the second device, the second device performs the decimation and error correction coding, while the first device performs error correction decoding, and the second device is biased toward the first device by biasing the high-load processing to the second device.
  • the operating cost of the device can be kept low.
  • the processing amount in the device 1 according to the proposed stream cipher is A first key sequence generation unit, a second key sequence generation unit in the key sequence generator, Decryption in BEC, Random bit generation, Embedded blocks, Consists of
  • the processing amount in the device 2 related to the proposed stream cipher is A first key sequence generation unit, a second key sequence generation unit in the key sequence generator, Encoding in BEC, Decimation block, Consists of When Trivium (Non-Patent Document 3) is used as the first key sequence generation unit, Grain v1 (Non-Patent Document 8) is used as the second key sequence generation unit, and LDPC code (Non-Patent Document 9) is used as the encoding and decoding code. It becomes as follows.
  • the present invention can be used as a security technique for such a system.
  • the application range is greatly widened.
  • security of critical infrastructure such as electric power, healthcare embedded in people or using mobile devices, services for elderly people, agriculture using various sensors, fishery support and disaster countermeasure systems, can be used without carrying a computer
  • Applications such as next-generation credit card payments on the go can be expected to have significant market applications as well as global markets.
  • the utility value is high as those basic technologies.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Storage Device Security (AREA)

Abstract

La présente invention a pour objet de réduire les coûts de fonctionnement sur un côté dispositif dont les ressources informatiques sont médiocres, tout en maintenant la sécurité. Dans la présente invention, un dispositif de chiffrement comprend : une unité informatique OU exclusif qui exécute un calcul OU exclusif entre un texte en clair et un premier flux de clés afin de générer un premier texte chiffré ; une unité de codage à correction d'erreur qui soumet le premier texte chiffré à un codage à correction d'erreur afin de générer un deuxième texte chiffré ; et un dispositif de décimation qui soumet le deuxième texte chiffré à une décimation à l'aide d'un second flux de clés afin de générer un troisième texte chiffré ; et un dispositif de déchiffrement comprend : une unité de décodage à correction d'erreur qui soumet le troisième texte chiffré à un décodage à correction d'erreur à l'aide du second flux de clés afin de générer un quatrième texte chiffré ; et une unité de calcul OU exclusif qui exécute un calcul OU exclusif entre le quatrième texte chiffré et le premier flux de clés et délivre un texte en clair.
PCT/JP2016/073907 2015-08-17 2016-08-16 Procédé et système de chiffrement/déchiffrement de données de communication Ceased WO2017030117A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015160720A JP6667174B2 (ja) 2015-08-17 2015-08-17 通信データの暗号化／復号方法及びシステム
JP2015-160720 2015-08-17

Publications (1)

Publication Number Publication Date
WO2017030117A1 true WO2017030117A1 (fr) 2017-02-23

Family

ID=58052076

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2016/073907 Ceased WO2017030117A1 (fr) 2015-08-17 2016-08-16 Procédé et système de chiffrement/déchiffrement de données de communication

Country Status (2)

Country Link
JP (1) JP6667174B2 (fr)
WO (1) WO2017030117A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11196447B2 (en) 2018-11-16 2021-12-07 Siemens Aktiengesellschaft Computer-implemented method for error-correction-encoding and encrypting of a file

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112865960B (zh) * 2020-12-31 2022-09-09 广州万协通信息技术有限公司 基于流密码实现高速密钥链预计算的系统、方法及装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030012372A1 (en) * 2001-04-25 2003-01-16 Cheng Siu Lung System and method for joint encryption and error-correcting coding

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030012372A1 (en) * 2001-04-25 2003-01-16 Cheng Siu Lung System and method for joint encryption and error-correcting coding

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
MIODRAG J. MIHALJEVIC ET AL.: "Evaluation of an Approach for Security Enhancement of Certain Lightweight Stream Ciphers", 2015 NEN SYMPOSIUM ON CRYPTOGRAPHY AND INFORMATION SECURITY SCIS, vol. 2E1- 5, 2015, pages 1 - 8, [retrieved on 20150120] *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11196447B2 (en) 2018-11-16 2021-12-07 Siemens Aktiengesellschaft Computer-implemented method for error-correction-encoding and encrypting of a file

Also Published As

Publication number Publication date
JP6667174B2 (ja) 2020-03-18
JP2017041679A (ja) 2017-02-23

Similar Documents

Publication Publication Date Title
JP6363032B2 (ja) 鍵付替え方向制御システムおよび鍵付替え方向制御方法
CN103597456B (zh) 用于在分布式存储器环境中实施存储器段访问控制的方法和装置
CN114244507B (zh) 基于单路传输的量子直接通信方法、装置、设备和系统
Khan et al. An efficient and secure partial image encryption for wireless multimedia sensor networks using discrete wavelet transform, chaotic maps and substitution box
KR20150129328A (ko) 보안 통신을 위한 방법 및 장치
Panda Data security in wireless sensor networks via AES algorithm
JP2005244988A (ja) 装置用セキュリティアソシエーション
CN113711247B (zh) 一种机器学习模型的数据处理方法、装置及系统
CN111431716B (zh) 数据传输方法、装置、计算机设备和存储介质
CN103988465B (zh) 用于实现密钥流层级的方法和装置
EP3167569A1 (fr) Procédé et système de fourniture d'une mise à jour sécurisée du code sur un dispositif à mémoire limitée
WO2018213875A1 (fr) Cryptographie asymétrique et authentification
KR101836947B1 (ko) 양자 통신에서의 다자간 키 분배 방법, 이를 이용하는 양자 통신 방법 및 이를 수행하는 양자 통신 시스템
CN117714078A (zh) 区块链群组隐蔽传输通信方法、系统、装置及电子设备
Abd Elminaam et al. SMCACC: developing an efficient dynamic secure framework for mobile capabilities augmentation using cloud computing
JP6667174B2 (ja) 通信データの暗号化／復号方法及びシステム
US20140153723A1 (en) System for providing physical layer security
CN111277605B (zh) 数据分享方法、装置、计算机设备以及存储介质
Harun et al. Hybrid m-ary in braided single stage approach for multiphoton quantum secure direct communication protocol
US9948755B1 (en) Methods and systems of transmitting header information using rateless codes
Shivaramakrishnan et al. Rolling curve ECC for centralized key management system used in ECC-MPICH2
JP6602210B2 (ja) 認証システム及び方法
US20250133066A1 (en) Secure encryption using tokenized data
US20250038953A1 (en) Providing random numbers over an insecure channel using disguised cyphertexts
Singh et al. Security of Data with 3DES & Watermarking Algorithm

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16837106

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16837106

Country of ref document: EP

Kind code of ref document: A1

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载