+

WO2010058994A2 - Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité - Google Patents

Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité Download PDF

Info

Publication number
WO2010058994A2
WO2010058994A2 PCT/KR2009/006860 KR2009006860W WO2010058994A2 WO 2010058994 A2 WO2010058994 A2 WO 2010058994A2 KR 2009006860 W KR2009006860 W KR 2009006860W WO 2010058994 A2 WO2010058994 A2 WO 2010058994A2
Authority
WO
WIPO (PCT)
Prior art keywords
parity
column group
column
check matrix
positions
Prior art date
Application number
PCT/KR2009/006860
Other languages
English (en)
Other versions
WO2010058994A3 (fr
Inventor
Se Ho Myung
Jae Yoel Kim
Yeon Ju Lim
Sung Ryul Yun
Hak Ju Lee
Original Assignee
Samsung Electronics Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co., Ltd. filed Critical Samsung Electronics Co., Ltd.
Priority to EP09827759.3A priority Critical patent/EP2351230B1/fr
Publication of WO2010058994A2 publication Critical patent/WO2010058994A2/fr
Publication of WO2010058994A3 publication Critical patent/WO2010058994A3/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields

Definitions

  • the present invention relates to data processing technology using an error correcting code, and more particularly, to a channel encoding/decoding apparatus and method using a Low-Density Parity-Check (LDPC) code.
  • LDPC Low-Density Parity-Check
  • the performance of a link can be significantly deteriorated due to a variety of causes, such as Inter-Symbol Interference (ISI), various noises, and fading phenomena of a channel. It is necessary to develop technology in order to resolve the problems caused by noises, fading, and ISI in order to implement high-speed digital communication systems that require a large amount of data processing and a high reliability of data, such as next generation mobile communication systems, digital broadcasting systems, and mobile Internet communication systems. Active research has recently been conducted on the utilization of an error-correction code as a method for efficiently restoring the distorted information and enhancing the reliability of communication.
  • the Low-Density Parity-Check (LDPC) code first introduced by Gallager in the 1960's, has been underutilized due to its complexity of implementation, which far surpassed the technology available at that time.
  • LDPC Low-Density Parity-Check
  • the present invention has been made in view of the above problems, and provides a method and apparatus that sub-optimizes cycle characteristics of the Low-Density Parity-Check (LDPC) code during the LDPC code design and thus leads to the efficient design of the parity check matrix of the LDPC code.
  • LDPC Low-Density Parity-Check
  • the present invention further provides a method and apparatus that generates a LDPC code having different block lengths from the parity check matrix of a LDPC code that is designed by sub-optimizing cycle characteristics of a LDPC in order to increase the storage efficiency of a memory that stores LDPC codes.
  • the present invention provides a method for encoding an LDPC code including extracting basic column group information, serving a set of information regarding positions of rows with weight 1, from a reference column in each column group of a predetermined parity-check matrix; generating column group information that transforms the positions of rows with weight 1 in the reference column of each column group in the extracted basic column group information into to positions whose lengths are within a required parity length; generating a parity-check matrix using the generated column group information; and encoding data using the generated parity-check matrix.
  • the present invention provides a method for decoding an LDPC code including extracting basic column group information, serving a set of information regarding positions of rows with weight 1, from a reference column in each column group of a predetermined parity-check matrix; generating column group information that transforms the positions of rows with weight 1 in the reference column of each column group in the extracted basic column group information into to positions whose lengths are within a required parity length; generating a parity-check matrix using the generated column group information; and decoding data using the generated parity-check matrix.
  • the present invention provides an apparatus for encoding an LDPC code including an LDPC code parity-check matrix extracting part that extracts basic column group information, serving a set of information regarding positions of rows with weight 1, from a reference column in each column group of a predetermined parity-check matrix; generates column group information that transforms the positions of rows with weight 1 in the reference column of each column group in the extracted basic column group information into to positions whose lengths are within a required parity length; and generates a parity-check matrix using the generated column group information; and an LDPC encoder that encodes data using the generated parity-check matrix.
  • an LDPC code parity-check matrix extracting part that extracts basic column group information, serving a set of information regarding positions of rows with weight 1, from a reference column in each column group of a predetermined parity-check matrix; generates column group information that transforms the positions of rows with weight 1 in the reference column of each column group in the extracted basic column group information into to positions whose lengths are within a required parity length
  • the present invention provides an apparatus for decoding a LDPC code including an LDPC code parity-check matrix extracting part that extracts basic column group information, serving a set of information regarding positions of rows with weight 1, from a reference column in each column group of a predetermined parity-check matrix; generates column group information that transforms the positions of rows with weight 1 in the reference column of each column group in the extracted basic column group information into to positions whose lengths are within a required parity length; generates a parity-check matrix using the generated column group information; and an LDPC decoder that decodes data using the generated parity-check matrix.
  • an LDPC code parity-check matrix extracting part that extracts basic column group information, serving a set of information regarding positions of rows with weight 1, from a reference column in each column group of a predetermined parity-check matrix; generates column group information that transforms the positions of rows with weight 1 in the reference column of each column group in the extracted basic column group information into to positions whose lengths are within a required parity
  • the method and apparatus can efficiently design LDPC codes whose codeword is relatively long from a relatively small size of parity check matrix, while retaining the cycle characteristics on the sub-optimized Tanner graph, thereby designing the parity check matrix of LDPC codes whose codeword is relatively long.
  • the method and apparatus can generate LDPC codes having a variety of block lengths using information regarding a given parity check matrix in a communication system using the LDPC codes. Since the method and apparatus, according to the present invention, can support the LDPC codes having a variety of block lengths using a single parity check matrix, it can efficiently store information regarding the parity check matrix and allow for the easy extension of the system.
  • FIG. 1 shows a parity-check matrix of a LDPC code with a length of 8
  • FIG. 2 is a diagram illustrating a Tanner graph of the parity-check matrix corresponding to the LDPC code with a length of 8;
  • FIG. 3 is a diagram illustrating a structure of a DVB-S2 LDPC code
  • FIG. 4 is a diagram illustrating a parity-check matrix of an LDPC code in the form of DVB-S2;
  • FIG. 5 is a flow chart describing a method for generating an LDPC code with a variable length from a parity-check matrix of a given LDPC code, according to an embodiment of the present invention
  • FIG. 6 shows a parity-check matrix that describes a method for designing a DVB-S2 LDPC code, according to the present invention
  • FIG. 7 shows a parity-check matrix that describes a method for designing a DVB-S2 LDPC code, according to the present invention
  • FIG. 8 shows a parity-check matrix that describes a method for designing a DVB-S2 LDPC code, according to the present invention
  • FIG. 9 is a block diagram illustrating a communication system using an LDPC code, according to an embodiment of the present invention.
  • FIG. 10 is a block diagram illustrating a transmitter using an LDPC code, according to an embodiment of the present invention.
  • FIG. 11 is a block diagram illustrating a receiver using an LDPC code, according to an embodiment of the present invention.
  • FIG. 12 is a flow chart describing a method for performing receiving operations in a receiver using an LDPC code, according to an embodiment of the present invention.
  • a Low-Density Parity-Check (LDPC) code is usually represented using a graph representation method.
  • the characteristics of the LDPC code can be analyzed using a variety of methods based on graph theory, algebra, and probability theory.
  • a graph model is useful for describing a channel code. That is, when information regarding encoded bits is mapped to the vertexes in a graph and the relationship among the respective encoded bits corresponds to edges in the graph, the graph model may be considered a communication network where the vertexes exchange predetermined messages through the edges. Therefore, a decoding algorithm can be naturally derived from the graph model.
  • examples of a decoding algorithm derived from a Trellis, a type of graph are a Viterbi algorithm and a Bahl, Cocke, Jelinek, and Raviv (BCJR) algorithm.
  • the LDPC code is typically defined by a parity-check matrix, and can be represented using a bipartite graph commonly called a Tanner graph.
  • a bipartite graph commonly called a Tanner graph.
  • vertexes are divided into two different types.
  • the LDPC code is represented by the bipartite graph composed of vertexes called 'variable nodes' and 'check node.'
  • the variable nodes correspond to encoded bits, respectively.
  • FIG. 1 shows an example of a parity-check matrix H 1 of an LDPC code.
  • the parity-check matrix H 1 is a 4x8 matrix.
  • an LDPC code since the matrix H 1 has 8 columns, an LDPC code generates a codeword with a length of 8, and each column corresponds to 8 encoded bits.
  • FIG. 2 is a diagram illustrating a Tanner graph corresponding to the parity-check matrix H 1 of the LDPC code with a length of 8.
  • the Tanner graph of the LDPC code includes eight variable nodes x 1 (202) , x 2 (204) , x 3 (206) , x 4 (208) , x 5 (210) , x 6 (212) , x 7 (214) , and x 8 (216) , and four check nodes 218, 220, 222, and 224.
  • the i th column and j th row in the parity-check matrix H 1 of the LDPC code correspond to the variable node x i and the j th check node, respectively.
  • the degree of the variable node and the check node indicates the number of edges linked to respective nodes. That is, the degree is equal to the number of non-zero entries in a column or row corresponding to a node in the parity-check matrix of the LDPC code.
  • the degrees of the variable nodes x 1 (202), x 2 (204), x 3 (206), x 4 (208), x 5 (210), x 6 (212), x 7 (214), and x 8 (216) are 4, 3, 3, 3, 2, 2, 2, and 2, respectively.
  • the degrees of check nodes 218, 220, 222, and 224 are also 6, 5, 5, and 5, respectively.
  • the numbers of non-zero entries in the columns of the parity-check matrix H 1 of FIG. 1, which correspond to the variable nodes of FIG. 2, are consistent with the degrees 4, 3, 3, 3, 2, 2, 2, and 2, respectively.
  • the numbers of non-zero entries in the rows of the parity-check matrix H 1 of FIG. 1, which correspond to the check nodes of FIG. 2 are also consistent with the degrees 6, 5, 5, and 5, respectively.
  • a ratio of the number of degree-i variable nodes to the total number of variable nodes is defined as f i
  • a ratio of the number of degree-j check nodes to the total number of check nodes is defined as g j .
  • f 2 4/8
  • f 3 3/8
  • f 4 1/8
  • f i 0 for i ⁇ 2, 3, and 4
  • g 5 3/4
  • g 6 1/4
  • g j 0 for j ⁇ 5, and 6.
  • Equation (1) if N increases, the density of 1's in the parity-check matrix decreases.
  • the density of non-zero entries is inversely proportional to the code length N, the LDPC code with a relatively large length N has a very low density of non-zero entries.
  • the term 'low-density' in the name of the low-density parity-check code originates from the above-mentioned relationship.
  • FIG. 3 is a diagram illustrating a structure of a DVB-S2 LDPC code. A description is provided for the characteristics of the parity-check matrix of the LDPC code having a particular structure referring to FIG. 3, where the LDPC code has been adopted as the standard technology in Digital Video Broadcasting-Satellite transmission 2 nd generation (DVB-S2), which is one of the European digital broadcasting standards.
  • DVD-S2 Digital Video Broadcasting-Satellite transmission 2 nd generation
  • N 1 denotes a length of an LDPC codeword
  • K 1 a length of an information word
  • (N 1 -K 1 ) a parity length
  • K 1 /M 1 should also be an integer.
  • the parity-check matrix of FIG. 3 is called a first parity-check matrix H 1 .
  • a parity portion i.e., K 1 th through (N 1 -1) th columns, in the parity-check matrix, forms a dual diagonal shape. Therefore, in the distribution of the degree of columns corresponding to the parity portion, all columns have a degree '2', except for the last column having a degree '1'.
  • the portion generates a total of K 1 /M 1 column groups by grouping K 1 columns corresponding to the information word in the parity-check matrix into multiple groups each including M 1 columns.
  • a method for forming columns belonging to each column group follows Rule 2 below.
  • the degrees of columns belonging to an i th column group are all equal to D i .
  • the structure of the LDPC code is explained in detail that stores information regarding the parity-check matrix according to rules 1 and 2.
  • a set of information regarding the positions of rows with weight 1 in reference columns in each column group can be called column group information.
  • the 0 th column represents the reference column in each column group.
  • other columns for example, the 1 st columns in each column group, may be a reference column.
  • column group information may contain information regarding the positions of rows with weight 1 in the 1 st column in each column group. It will be appreciated that information regarding the positions of rows with weight 1 in the 0 th columns and other columns in each column group can be extracted by the same method.
  • the i th column sequence sequentially represents information regarding the positions of rows with weight 1 in the 0 th column in the i th column group.
  • FIG. 4 is a diagram illustrating a parity-check matrix of an LDPC code in the form of DVB-S2.
  • a method has not yet been developed to enhance the characteristics of cycles of the LDPC code having the structure shown in FIG. 3.
  • a DVB-S2 LDPC code employing the structure of the LDPC code does not take into account the optimization of the characteristics of cycles on a Tanner graph, and thus shows an error flow phenomenon with a high Signal to Noise Ratio (SNR).
  • the DVB-S2 standard using the LDPC code is disadvantageous in that the LDPC code has only two block lengths due to code use limitation and the storage of different types of parity-check matrixes to support the two block lengths.
  • an LDPC code In order to apply an LDPC code to a real communication system, an LDPC code needs to be designed to comply with the data transmission amount that the real communication system requires. In particular, an LDPC code having a variety of block lengths is needed to support a variety of data transmission amounts according to a user's request in an adaptive communication system and a communication supporting a variety of broadcasting services.
  • the adaptive communication system employs a Hybrid Automatic Retransmission reQuest (HARQ), an adaptive modulation and coding (AMC), etc.
  • HARQ Hybrid Automatic Retransmission reQuest
  • AMC adaptive modulation and coding
  • the storage efficiency of a memory deteriorates if the memory stores independent parity-check matrixes with respect to each block length of an LDPC code. Therefore, a method is required to efficiently support a variety of block lengths from the existing parity-check matrix without designing a new parity-check matrix.
  • the present invention provides a method that designs a parity-check matrix with a large LDPC code from a parity-check matrix of an existing small LDPC code. It also provides an apparatus and method that supports a variable block length in a communication system using a particular form of LDPC code.
  • a parity-check matrix of the given LDPC code is referred to as a first parity-check matrix H 1 .
  • Lengths of a codeword and an information word of the matrix H 1 are represented by N 1 and K 1 , respectively.
  • N 1 -K 1 is a parity length.
  • K 1 /M 1 is also an integer.
  • the present invention provides a method that designs a second parity-check matrix H 2 , satisfying the following Rules 3 to 6. It is assumed that the lengths of a codeword and an information word of the matrix H 2 are represented by N 2 and K 2 , respectively.
  • the symbol D i is the degree of 0 th column in each i th column group.
  • the characteristics of cycles on a Tanner graph of the matrix H 2 must not be worse than that of the matrix H 1 .
  • a matrix H 1 can be generated from information regarding a matrix H 2 .
  • FIG. 5 is a flow chart describing a method for generating an LDPC code with different block lengths from a parity-check matrix of a given LDPC code, according to an embodiment of the present invention.
  • step 510 the method determines a basic parameter of the parity-check matrix H 2 that will be generated.
  • step 520 the method defines a partial matrix corresponding to the parity bits of H 2 by the predetermined structure.
  • step 530 the method loads the sequence corresponding to the information bits of the given parity-check matrix H 1 .
  • step 540 the method determines the sequence corresponding to the information word bits of H 2 , from the sequence indicating H 1 through the predetermined process.
  • Step 1 establish a matrix of (N 2 -K 2 ) ⁇ (N 2 -K 2 ), having the same structure as a partial matrix corresponding to the parity portion, to a partial matrix corresponding to a parity portion of the parity-check matrix H 2 .
  • p is a value defined by Rule 3.
  • a i (k) ⁇ R i,0 (k) , R i,0 (k) + (N 1 -K 1 ), ..., R i,0 (k) + (p-1) ⁇ (N 1 -K 1 ) ⁇ -------(3)
  • FIGS. 6 to 8 are diagrams describing embodiments of a method for designing an LDPC code in the form of DVB S2, according to the present invention.
  • the degrees of all columns in the column group are all 3 and the degrees of rows are all 1.
  • FIG. 7 shows a structure of the 0th column in a new group that can be acquired from the given column group of FIG. 6 by the method for designing DVB-S2 LDPC code. Since the information regarding the positions of rows with weight 1 in the 0th column shown in FIG. 6 is 0, 5, and 7, information regarding the positions of rows with weight 1 in the 0th column in the new column group can be expressed as one of the eight candidates, as follows, of Step 1 through Step 3 of the method for designing the DVB-S2 LDPC code:
  • the 0th column of a new column group can be defined as a column where the length of rows is 16, and each of the 0th, fifth and 16th columns has weight 1.
  • the process of the cyclic shift is illustrated in FIG. 8.
  • the degrees of all columns in the column group are all 3, and the degrees of rows are all 1. That is, the distribution of the degree of information word portions in the embodiment of FIG. 8 is the same as the embodiment of FIG. 6.
  • the method obviously satisfies Rules 3 and 4 according to its basic assumption.
  • Equation (4) describes that R i,0 (k) does not need to be stored but can be easily acquired by modulo operation of (N 1 -K 1 ) if information is available regarding column groups for the parity-check matrix H 2 . Since the value q is the same with respect to the matrixes H 1 and H 2 , the matrix H 1 can be acquired from the value of R i,0 (k) that is acquired from S i,0 (k) . Therefore, the method for designing a DVB-S2 LDPC code satisfies Rule 6.
  • the method for designing a DVB-S2 LDPC code is explained in such a way that the parity-check matrix H 2 is acquired from the parity-check matrix H 1 . If the method for designing a DVB-S2 LDPC code is repeatedly performed, a larger parity-check matrix can also be acquired.
  • N i , K i , and M i refer to a codeword length of H i , an information word length of H i , and a unit of column group of H i at rule 1, respectively.
  • parity-check matrixes H 1 , H 2 , ..., H S-1 if information regarding the parity-check matrix H S , acquired by the method for designing a DVB-S2 LDPC code, is known.
  • a plurality of various sized parity-check matrixes can be generated from one parity-check matrix as the parity-check matrix of an LDPC code satisfies Rule 6.
  • the size of the parity-check matrix refers to the codeword length of an LDPC code. Therefore, it will be noted that the LDPC code, designed by the method of the present invention, can support LDPC codes that have a variety of block lengths through Equation (4). Although the method according to the present invention supports LDPC codes having a various sizes of block lengths, it stores only one piece of information regarding the parity-check matrix in a memory, thereby enhancing the storage efficiency of the memory.
  • Tables 1 to 4 are examples of a parity-check matrix H 2 designed as the method for designing a DVB-S2 LDPC code is applied to a parity-check matrix H 1 composed of variables described in Equation (8).
  • FIG. 9 is a block diagram illustrating a communication system that encodes a DVB-S2 LDPC code, according to an embodiment of the present invention.
  • an LDPC encoder 911 of a transmitter 910 encodes a message u.
  • a modulator 913 modulates the encoded message c.
  • the modulated signal s is transmitted via a Radio Frequency (RF) channel 920.
  • a demodulator 931 of a receiver 930 demodulates a modulated signal r received via the RF channel 920.
  • An LDPC decoder 933 decodes the demodulated signal x from the demodulator 931 and generates an estimate message u .
  • the LDPC encoder 911 generates a parity-check matrix to meet a block length, required by the communication system, using a predetermined method.
  • the LDPC encoder 911 can support a parity-check matrix having a variety of block lengths using an LDPC code, without storage information.
  • FIG. 10 is a block diagram illustrating a transmitter that encodes a DVB-S2 LDPC code, according to an embodiment of the present invention.
  • the transmitter includes an LDPC code parity-check matrix extracting part 1010, a controller 1030, and an LDPC encoder 1050.
  • the parity-check matrix extracting part 1010 extracts a parity-check matrix of an LDPC code to meet the requirement of the communication system.
  • the parity-check matrix of an LDPC code may be extracted, via the process of Equation (4), from information regarding a sequence finally acquired through the method for designing a DVB-S2 LDPC code. It may also be extracted using a memory that implements the parity-check algorithm itself.
  • the controller 1030 determines a parity-check matrix according to a codeword length or information word length to meet the requirement of the communication system.
  • the LDPC encoder 1050 performs an encoding operation according to information regarding a parity-check matrix of an LDPC code that is loaded by the controller 1030 and the parity-check matrix extracting part 1010.
  • FIG. 11 is a block diagram illustrating a receiver using an LDPC code, according to an embodiment of the present invention.
  • the receiver receives a signal from the transmitter and restores the received signal to a user's original data.
  • the receiver includes a demodulator 1110, a parity-check matrix determining part 1130, an LDPC code parity-check matrix extracting part 1170, a controller 1150, and an LDPC decoder 1190.
  • the demodulator 1110 receives and demodulates a signal from the transmitter and outputs the demodulated signal to the parity-check matrix determining part 1130 and the LDPC decoder 1190.
  • the parity-check matrix determining part 1130 determines a parity-check matrix of an LDPC code used in the communication system from the demodulated signal, under the control of the controller 1150.
  • the controller 1150 outputs the result of the parity-check matrix determining part 1130 to the parity-check matrix extracting part 1170 and the LDPC decoder 1190.
  • the parity-check matrix extracting part 1170 extracts a parity-check matrix of an LDPC code required by the communication system under the control of the controller 1150 and then outputs it to the LDPC decoder 1190.
  • the parity-check matrix of an LDPC code may be extracted, via the process of Equation (4), from information regarding a sequence finally acquired through the method for designing a DVB-S2 LDPC code. It may also be extracted using a memory that implements the parity-check algorithm itself. It may be provided from the receiver or generated in the receiver.
  • the LDPC decoder 1190 decodes the demodulated signal from the demodulator 1110 according to information regarding a parity-check matrix of an LDPC code from the parity-check matrix extracting part 1170, under the control of the controller 1150.
  • FIG. 12 is a flow chart describing a method for performing receiving operations in a receiver using an LDPC code, according to an embodiment of the present invention.
  • a parity-check matrix used in the communication system is determined based on a received signal in step 1210.
  • the determined information is output to the parity-check matrix extracting part 1170 in step 1220.
  • the parity-check matrix extracting part 1170 extracts a parity-check matrix of an LDPC code required by the communication system and then outputs it to the LDPC decoder 1190 in step 1230.
  • the LDPC decoder 1190 performs a decoding operation according to information regarding a parity-check matrix of an LDPC code from the parity-check matrix extracting part 1170 in step 1240.

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)

Abstract

L'invention concerne un appareil de codage/de décodage et procédé utilisant un code de contrôle de parité de faible densité (code LDPC). Des informations de base de groupe de colonnes, servant comme ensemble d'informations concernant la position des rangées de poids 1, sont extraites d'une colonne de référence dans chaque groupe de colonnes d'une matrice de contrôle de parité prédéterminée. Les informations de groupe de colonnes transforment la position des rangées de poids 1 en une position dont la longueur respecte une longueur de parité requise. Une matrice de contrôle de parité est générée selon les informations de groupe de colonnes générées. Les données sont codées ou décodées sur la base de la matrice de contrôle de parité générée.
PCT/KR2009/006860 2008-11-24 2009-11-20 Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité WO2010058994A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP09827759.3A EP2351230B1 (fr) 2008-11-24 2009-11-20 Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020080117008A KR20100058260A (ko) 2008-11-24 2008-11-24 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 장치 및 방법
KR10-2008-0117008 2008-11-24

Publications (2)

Publication Number Publication Date
WO2010058994A2 true WO2010058994A2 (fr) 2010-05-27
WO2010058994A3 WO2010058994A3 (fr) 2010-09-10

Family

ID=42198686

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/006860 WO2010058994A2 (fr) 2008-11-24 2009-11-20 Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité

Country Status (4)

Country Link
US (1) US8495459B2 (fr)
EP (1) EP2351230B1 (fr)
KR (1) KR20100058260A (fr)
WO (1) WO2010058994A2 (fr)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7474608B2 (en) 2004-01-12 2009-01-06 Intel Corporation Method for signaling information by modifying modulation constellations
KR20120088369A (ko) * 2011-01-31 2012-08-08 삼성전자주식회사 방송 및 통신시스템에서 송?수신 방법 및 장치
US8839069B2 (en) 2011-04-08 2014-09-16 Micron Technology, Inc. Encoding and decoding techniques using low-density parity check codes
KR101477925B1 (ko) * 2013-10-08 2014-12-30 세종대학교산학협력단 Ldpc 복호기를 이용한 데이터 경로 설정 방법 및 이를 위한 ldpc 복호기
US10784901B2 (en) 2015-11-12 2020-09-22 Qualcomm Incorporated Puncturing for structured low density parity check (LDPC) codes
WO2017091018A1 (fr) * 2015-11-24 2017-06-01 Samsung Electronics Co., Ltd. Procédé et appareil de codage/décodage de canal dans un système de communication ou de diffusion
KR20170060562A (ko) 2015-11-24 2017-06-01 삼성전자주식회사 통신 또는 방송 시스템에서 채널 부호화/복호화 방법 및 장치
US10268539B2 (en) * 2015-12-28 2019-04-23 Intel Corporation Apparatus and method for multi-bit error detection and correction
US10469104B2 (en) 2016-06-14 2019-11-05 Qualcomm Incorporated Methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes
EP3264610A1 (fr) * 2016-06-27 2018-01-03 Alcatel Lucent Correction d'erreurs sans voie de retour avec taux de codage variable
WO2018030927A1 (fr) * 2016-08-11 2018-02-15 Telefonaktiebolaget Lm Ericsson (Publ) Sélection d'un code correcteur d'erreurs sur la base d'une longueur d'information cible et d'une longueur de parité cible
US10340949B2 (en) 2017-02-06 2019-07-02 Qualcomm Incorporated Multiple low density parity check (LDPC) base graph design
US10312939B2 (en) 2017-06-10 2019-06-04 Qualcomm Incorporated Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code
CN110832799B (zh) 2017-07-07 2021-04-02 高通股份有限公司 应用低密度奇偶校验码基图选择的通信技术
US10606697B2 (en) * 2018-06-21 2020-03-31 Goke Us Research Laboratory Method and apparatus for improved data recovery in data storage systems

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100922956B1 (ko) 2003-10-14 2009-10-22 삼성전자주식회사 저밀도 패리티 검사 코드의 부호화 방법
US7685497B2 (en) * 2004-03-31 2010-03-23 Nxp B.V. Method and apparatus for efficient computation of check equations in periodical low density parity check (LDPC) codes
US7581157B2 (en) * 2004-06-24 2009-08-25 Lg Electronics Inc. Method and apparatus of encoding and decoding data using low density parity check code in a wireless communication system
US7506238B2 (en) * 2004-08-13 2009-03-17 Texas Instruments Incorporated Simplified LDPC encoding for digital communications
US7343548B2 (en) * 2004-12-15 2008-03-11 Motorola, Inc. Method and apparatus for encoding and decoding data
KR100941680B1 (ko) * 2005-07-01 2010-02-12 삼성전자주식회사 준순환 저밀도 패리티 검사 부호의 생성 방법 및 장치
WO2007018066A1 (fr) * 2005-08-10 2007-02-15 Mitsubishi Electric Corporation Procédé de génération de matrice de test, procédé de codage, procédé de décodage, appareil de communication, système de communication, codeur et décodeur
US20070162816A1 (en) 2005-10-17 2007-07-12 Samsung Electronics Co., Ltd. Method for constructing a parity check matrix of an irregular low density parity check code
KR101147768B1 (ko) * 2005-12-27 2012-05-25 엘지전자 주식회사 채널 코드를 이용한 복호화 방법 및 장치
WO2007075043A2 (fr) 2005-12-27 2007-07-05 Lg Electronics Inc. Appareil et procede de decodage de code de canal
WO2007091327A1 (fr) * 2006-02-09 2007-08-16 Fujitsu Limited procédé de création de matrice de contrôle LDPC, créateur de matrice de contrôle et procédé de retransmission de code
FR2900294B1 (fr) * 2006-04-19 2008-07-04 St Microelectronics Sa Chargement de la memoire d'entree d'un decodeur ldpc avec des donnees a decoder

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of EP2351230A4 *

Also Published As

Publication number Publication date
US8495459B2 (en) 2013-07-23
WO2010058994A3 (fr) 2010-09-10
EP2351230A2 (fr) 2011-08-03
EP2351230B1 (fr) 2019-02-20
KR20100058260A (ko) 2010-06-03
US20100138720A1 (en) 2010-06-03
EP2351230A4 (fr) 2012-09-12

Similar Documents

Publication Publication Date Title
WO2010058994A2 (fr) Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité
KR101502623B1 (ko) 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 방법 및 장치
Moision et al. Coded modulation for the deep-space optical channel: serially concatenated pulse-position modulation
WO2009110722A2 (fr) Appareil et procédé de codage et de décodage dans un système de communication à l'aide de codes de contrôle de parité de faible densité
KR101644656B1 (ko) 선형 블록 부호를 사용하는 통신 시스템에서 패리티 검사 행렬을 생성하는 방법과 이를 이용한 채널 부호화/복호화 장치 및 방법
AU2010322598B2 (en) Method and apparatus for transmitting and receiving data in a communication system
WO2009107989A2 (fr) Procédé et appareil pour codage et décodage de canal dans un système de communication utilisant des codes de vérification de parité de faible densité
TWI387212B (zh) 使用低密度同位檢查碼之通訊系統中用來將通道編碼與解碼的裝置及其方法
WO2018225885A1 (fr) Procédé de codage de code sc-ldpc et dispositif s'y rapportant
KR20110002813A (ko) 인코딩 및 디코딩 장치 및 방법
WO2018079987A1 (fr) Procédé de division de bloc de transport de code ldpc et appareil associé
WO2018164297A1 (fr) Procédé de décodage en couches pour code ldpc et dispositif associé
WO2015046915A1 (fr) Procédé et appareil pour décoder des données dans un récepteur qui utilise un code de contrôle de parité de faible densité non-binaire
WO2016043509A1 (fr) Procédé et appareil de décodage dans un système utilisant des codes binaires raccordés de manière séquentielle
WO2013015548A2 (fr) Procédé de codage / décodage ldpc et dispositif l'utilisant
WO2012154002A2 (fr) Décodeur ldpc haut débit
CN101425807B (zh) 用于涡轮码的位层次编码与译码装置及方法
KR20090093778A (ko) 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 장치 및 방법
WO2018084617A1 (fr) Procédé de division de bloc de transport de code ldpc et appareil associé
JP6513223B2 (ja) 反復ｍｉｍｏ検出及びチャネル復号のための方法及びデバイス
KR20150003127A (ko) 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널 부호화/복호화 방법 및 장치
KR101413783B1 (ko) 가변 블록 길이의 저밀도 패리티 검사 부호를 이용한 채널 부호화/복호화 방법 및 장치
WO2012118327A2 (fr) Procédé et appareil pour réaliser des transmissions et des réceptions dans un système de télécommunication et de radiodiffusion
KR20240105277A (ko) 저밀도 패리티 체크 부복호화 방법
KR101192920B1 (ko) 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 장치 및 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09827759

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2009827759

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载