+

WO2009110537A1 - Système mixte mram - Google Patents

Système mixte mram Download PDF

Info

Publication number
WO2009110537A1
WO2009110537A1 PCT/JP2009/054137 JP2009054137W WO2009110537A1 WO 2009110537 A1 WO2009110537 A1 WO 2009110537A1 JP 2009054137 W JP2009054137 W JP 2009054137W WO 2009110537 A1 WO2009110537 A1 WO 2009110537A1
Authority
WO
WIPO (PCT)
Prior art keywords
magnetization
layer
magnetization free
magnetization fixed
region
Prior art date
Application number
PCT/JP2009/054137
Other languages
English (en)
Japanese (ja)
Inventor
俊輔 深見
延行 石綿
哲広 鈴木
則和 大嶋
聖万 永原
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP2010501945A priority Critical patent/JP5488833B2/ja
Publication of WO2009110537A1 publication Critical patent/WO2009110537A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
    • G11C19/0808—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure using magnetic domain propagation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1653—Address circuits or decoders
    • G11C11/1655—Bit-line or column circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1653—Address circuits or decoders
    • G11C11/1657—Word-line or row circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1659—Cell access
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1673—Reading or sensing circuits or methods
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00—Galvanomagnetic devices
    • H10N50/10—Magnetoresistive devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
    • H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type

Definitions

  • the present invention relates to a semiconductor device, and more particularly to a semiconductor device using a magnetoresistive effect element for a memory cell.
  • Magnetic Random Access Memory Magnetic Random Access Memory
  • MRAM Magnetic Random Access Memory
  • MRAM Magnetic Random Access Memory
  • a magnetoresistive effect element is integrated in a memory cell, and data is stored as the magnetization direction of the ferromagnetic layer of the magnetoresistive effect element.
  • MRAMs Several types have been proposed corresponding to the method of switching the magnetization of the ferromagnetic layer.
  • the most common MRAM is a current-induced magnetic field writing type MRAM.
  • this MRAM wiring for passing a write current is arranged around the magnetoresistive effect element, and the magnetization direction of the ferromagnetic layer of the magnetoresistive effect element is switched by a current magnetic field generated by passing the write current.
  • this MRAM can be written in 1 nanosecond or less, and is suitable as a high-speed MRAM.
  • there has been a report of successful operation verification at 250 MHz N. Sakimura et al., “A 250-MHz 1-Mbit Embedded MRAM Macro Usage 2T1MTJ Cell Bitline Separation and Half-ShipCritichi” Conference, 2007. ASSCC '07. IEEE Asian. P. 216.).
  • the magnetic field for switching the magnetization of the magnetic material in which the thermal stability and the disturbance magnetic field resistance are ensured is generally about several tens [Oe].
  • a large write current of about several mA is required.
  • Even the lowest reported write current is about 1 mA (H. Honjo et al., “Performance of write-line-inserted MTJ for low-write-current MRAM cell”, 52nd MagnetismensMet 2007 (MMM 2007), p. 481.).
  • the write current is large, the chip area is inevitably increased, and the power consumption required for writing increases.
  • the write current further increases and does not scale.
  • spin polarized current writing type MRAM As another MRAM, there is a spin polarized current writing type MRAM.
  • a spin-polarized current is injected into the ferromagnetic conductor of the magnetoresistive element, and the magnetization is caused by a direct interaction between the spin of the conduction electron carrying the current and the magnetic moment of the conductor.
  • spin Transfer Magnetization Switching The presence or absence of spin injection magnetization reversal depends on the current density (not the absolute value of the current). Accordingly, when spin injection magnetization reversal is used for data writing, the write current is reduced if the size of the memory cell is reduced. That is, the spin injection magnetization reversal method is excellent in scaling. When the write current is small, the chip area is small, and high integration and large scale are possible. However, the writing time tends to be longer than that of the current-induced magnetic field writing type MRAM (example: 1 nsec. Or more).
  • a semiconductor device such as a system LSI (Large-Scale Integration) equipped with logic and memory
  • LSI Large-Scale Integration
  • an area that requires high-speed operation, large capacity and high integration That is, there are areas that require a low write current, and a memory is provided in each area.
  • a register or cache is provided as a memory in an area requiring high-speed operation
  • a main storage device or an auxiliary storage device is provided as a memory in an area requiring large capacity and high integration. Since the performance and functions required for each memory are different from each other, one type of memory cannot be used.
  • FF Flip-Flop
  • SRAM Static Random Access Memory
  • DRAM Dynamic Random Access Memory
  • flash memory etc.
  • an object of the present invention is to provide a memory-embedded semiconductor device capable of achieving both high-speed processing and large-capacity processing in an internal memory.
  • the semiconductor device of the present invention has a first magnetic random access memory having a first memory cell and a second memory cell that operates at a higher speed than the first memory cell, and is the same as the first magnetic random access memory. And a second magnetic random access memory provided in the chip.
  • the first memory cell includes a first magnetization fixed layer whose magnetization direction is fixed, a first magnetization free layer whose magnetization direction can be reversed, a first magnetization fixed layer, and a first magnetization free layer sandwiched between the first magnetization fixed layer and the first magnetization free layer.
  • the first magnetization free layer and the first magnetization fixed layer are made of a ferromagnetic material.
  • a write current flows through at least the first magnetization free layer.
  • the second memory cell includes a second magnetization free layer, a second magnetization fixed layer, and a second nonmagnetic layer provided between the second magnetization free layer and the second magnetization fixed layer.
  • the write current does not flow through the second magnetization free layer.
  • the second magnetization free layer and the second magnetization fixed layer are made of a ferromagnetic material.
  • FIG. 1 is a schematic diagram showing a configuration of a semiconductor device according to an embodiment of the present invention.
  • FIG. 2A is a schematic diagram illustrating a configuration of a current-induced domain wall motion type magnetoresistive effect element according to an embodiment of the present invention.
  • FIG. 2B is a schematic diagram illustrating a configuration of a current-induced domain wall motion type magnetoresistive effect element according to an embodiment of the present invention.
  • FIG. 2C is a schematic diagram illustrating a configuration of a current-induced domain wall motion type magnetoresistive effect element according to an embodiment of the present invention.
  • FIG. 2D is a schematic diagram illustrating a configuration of a current-induced domain wall motion type magnetoresistive effect element according to an embodiment of the present invention.
  • FIG. 1 is a schematic diagram showing a configuration of a semiconductor device according to an embodiment of the present invention.
  • FIG. 2A is a schematic diagram illustrating a configuration of a current-induced domain wall motion type magnetoresistive effect element according to an embodiment
  • FIG. 3A is a schematic diagram showing a configuration of a spin-injection magnetization reversal type magnetoresistive effect element according to an example of the present invention.
  • FIG. 3B is a schematic diagram showing a configuration of a spin-injection magnetization reversal type magnetoresistive effect element according to an example of the present invention.
  • FIG. 4A is a schematic diagram showing a configuration of a current-induced magnetic field writing type magnetoresistive effect element according to an example of the present invention.
  • FIG. 4B is a schematic diagram showing a configuration of a current-induced magnetic field writing type magnetoresistive effect element according to the example of the present invention.
  • FIG. 4C is a schematic diagram showing a configuration of a current-induced magnetic field writing type magnetoresistive effect element according to the example of the present invention.
  • FIG. 5A is a circuit diagram showing a configuration example of a memory cell in which the magnetoresistive effect element of this embodiment is integrated.
  • FIG. 5B is a block diagram illustrating a configuration example of an MRAM in which the memory cells of this embodiment are integrated.
  • FIG. 6 is a circuit diagram showing another configuration example of the memory cell in which the magnetoresistive effect element of this embodiment is integrated.
  • FIG. 7A is a perspective view showing a configuration of a first modification of the magnetoresistive element in each MRAM according to the embodiment of the present invention.
  • FIG. 7B is a plan view showing a configuration of a first modification of the magnetoresistive effect element in each MRAM according to the embodiment of the present invention.
  • FIG. 7C is a plan view showing a configuration of a first modification of the magnetoresistive element in each MRAM according to the embodiment of the present invention.
  • FIG. 7D is a plan view showing a configuration of a first modification of the magnetoresistive element in each MRAM according to the embodiment of the present invention.
  • FIG. 8 is a perspective view showing a configuration of a second modification of the magnetoresistive effect element in each MRAM according to the embodiment of the present invention.
  • FIG. 9 is a perspective view showing a configuration of a third modification of the magnetoresistive element in each MRAM according to the embodiment of the present invention.
  • FIG. 10 is a perspective view showing a configuration of a fourth modification of the magnetoresistive effect element in each MRAM according to the embodiment of the present invention.
  • FIG. 11A is a perspective view schematically showing the configuration of the fifth modification example of the magnetoresistance effect element according to the present example.
  • FIG. 11B is a plan view schematically showing the configuration of the fifth modification example of the magnetoresistance effect element according to the present example.
  • FIG. 11C is a plan view schematically showing the configuration of the fifth modification example of the magnetoresistance effect element according to the present example.
  • FIG. 12A is a circuit diagram showing a configuration example of a memory cell in which a fifth modification of the magnetoresistive effect element of this embodiment is integrated.
  • FIG. 12B is a circuit diagram showing another configuration example of the memory cell in which the fifth modification example of the magnetoresistive effect element of this embodiment is integrated.
  • FIG. 1 is a schematic diagram showing a configuration of a semiconductor device according to an embodiment of the present invention.
  • the semiconductor device 1 of the present embodiment is a memory-embedded semiconductor device.
  • the semiconductor device 1 is exemplified by a memory-embedded LSI formed on one chip, and includes a logic unit 2 and a memory unit 3.
  • the logic unit 2 is an area that requires high-speed operation, and has a logic circuit that performs a logical operation.
  • the logic unit 2 further includes MRAMs 4-1 to 4-4 capable of high speed operation.
  • the MRAMs 4-1 to 4-4 are exemplified as current-induced magnetic field writing type MRAMs, and are used as registers, L1 caches (primary caches), and L2 caches (secondary caches).
  • L1 caches primary caches
  • L2 caches secondary caches
  • the current-induced magnetic field writing type MRAM is theoretically 1 nsec.
  • the following writing is possible, and it is suitable as an MRAM capable of high-speed operation (the operation frequency is desirably 200 MHz or more).
  • the operation frequency is desirably 200 MHz or more.
  • the write current is large, the area of the present MRAM is relatively large.
  • the memory is used as a memory having a relatively small capacity such as a register, an L1 cache, or an L2 cache, the area of the entire chip. The impact on is very small.
  • the memory unit 3 is an area that requires large capacity and high integration (that is, low write current), and has a memory circuit for storing data.
  • As the storage circuit large-capacity and highly integrated MRAMs 5-1 to 5-3 are included.
  • the MRAMs 5-1 to 5-3 are exemplified as spin-polarized current writing type MRAMs, and are used as a main storage device or an auxiliary storage device. Hereinafter, when it is not necessary to distinguish between them, they are simply abbreviated as MRAM5.
  • the spin-polarized current writing type MRAM (the writing current is preferably 0.5 mA or less) is exemplified by a current-induced domain wall motion type MRAM and a spin injection magnetization switching type MRAM.
  • the magnetoresistive effect element includes a first ferromagnetic layer having a reversible magnetization (often referred to as a magnetization free layer) and a second ferromagnetic layer having a fixed magnetization ( (Often referred to as a magnetization fixed layer) and a tunnel body provided with a tunnel barrier layer provided between these ferromagnetic layers.
  • Such MRAM data writing utilizes the interaction between spin-polarized conduction electrons and localized electrons in the magnetization free layer when a current is passed between the magnetization free layer and the magnetization fixed layer.
  • the magnetization of the magnetization free layer is reversed.
  • the magnetoresistive effect element is a two-terminal element having a terminal connected to the magnetization free layer and a terminal connected to the magnetization fixed layer. Therefore, this MRAM is effective for reducing the area.
  • the magnetoresistive effect element generally includes a first ferromagnetic layer that holds data (often referred to as a magnetic recording layer) and a second strong layer in which magnetization is fixed.
  • a magnetic layer (often referred to as a magnetization fixed layer) and a laminated body including a tunnel barrier layer provided between these ferromagnetic layers.
  • the magnetic recording layer has a magnetization reversal portion having reversible magnetization and two magnetization fixed portions having fixed magnetization connected to both ends thereof.
  • the data is stored as the magnetization of the magnetization switching unit.
  • the magnetizations of the two magnetization fixed portions are fixed so as to be substantially antiparallel to each other.
  • the magnetoresistive element is a three-terminal element having two terminals connected to both ends of the magnetic recording layer and a terminal connected to the magnetization fixed layer. This MRAM has improved durability, life, and reliability because the write current does not pass through the tunnel barrier layer.
  • the current-induced domain wall motion type MRAM and the spin-injection magnetization reversal type MRAM have excellent scaling properties as described above, and are suitable as MRAMs capable of high integration and large scale.
  • the operation speed is relatively low, the influence is extremely small because it is used as a memory that does not require high-speed operation as compared with a register such as a main storage device or an auxiliary storage device.
  • the semiconductor device 1 when all of the storage elements of the logic unit 2 and the memory unit 3 are nonvolatile memory MRAMs, it is preferable that data can be retained in the MRAMs even when the power is turned off. In that case, power off can be set to the basic state (instant on). Thereby, power consumption can be reduced.
  • the memory elements of the logic unit 2 and the memory unit 3 are nonvolatile memory MRAMs
  • the memory elements can be manufactured in the same process as described later, which is preferable.
  • the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • the semiconductor device of the present invention is not limited to the configuration illustrated in FIG. That is, the number, shape, arrangement, etc. of the MRAM in each part, such as the shape and arrangement of the logic part 2 and the memory part 3, can be freely modified within the scope of the technical idea of the present invention.
  • FIGS. 2C and 2D show a configuration in which the magnetization free layer has a substantially U-shape.
  • the current-induced domain wall motion type magnetoresistive effect element is provided between the magnetization free layer 10, the magnetization fixed layer 30, and the magnetization free layer 10 and the magnetization fixed layer 30.
  • a nonmagnetic layer 20 is provided.
  • the magnetization free layer 10 is connected to the first magnetization fixed region 11a in which the magnetization is fixed, the second magnetization fixed region 11b in which the magnetization is fixed, and the first magnetization fixed region 11a and the second magnetization fixed region 11b. Includes a reversible magnetization free region 12.
  • the magnetization free region 12 overlaps with the magnetization fixed layer 30.
  • the magnetizations of the first magnetization fixed region 11a and the second magnetization fixed region 11b may be fixed by a magnetization fixed layer (not shown) provided above or below the first magnetization fixed region 11a and the second magnetization fixed region 11b.
  • the first magnetization fixed region 11 a and the second magnetization fixed region 11 b are formed so as to extend substantially linearly together with the magnetization fixed region 12, and their magnetization directions are fixed in opposite directions with respect to the magnetization fixed region 12. ing.
  • the magnetization direction of the first magnetization fixed region 11a is the + x direction
  • the magnetization direction of the second magnetization fixed region 11b is the -x direction.
  • the magnetization free region 12 has reversible magnetization as described above. Therefore, the domain wall is formed at the boundary between the first magnetization fixed region 11 a and the magnetization free region 12 or at the boundary between the second magnetization fixed region 11 b and the magnetization free region 12.
  • the current-induced domain wall motion type magnetoresistive effect element shown in FIGS. 2C and 2D is basically the same as the current-induced domain wall motion type magnetoresistive effect element shown in FIGS. 2A and 2B.
  • the magnetization free layer 10 has a substantially U-shaped shape.
  • the magnetization free layer 10 includes a first magnetization fixed region 11a in which magnetization is fixed, a second magnetization fixed region 11b in which magnetization is fixed, a first magnetization fixed region 11a, and a second magnetization fixed region 11b.
  • a magnetization free region 12 that can be reversed in magnetization.
  • the magnetization free region 12 overlaps with the magnetization fixed layer 30.
  • the magnetizations of the first magnetization fixed region 11a and the second magnetization fixed region 11b may be fixed by a magnetization fixed layer (not shown) provided above or below the first magnetization fixed region 11a and the second magnetization fixed region 11b.
  • the first magnetization fixed region 11a and the second magnetization fixed region 11b are formed so as to extend at substantially right angles (y direction) with respect to the magnetization fixed region 12 (extend in the x direction). It is fixed in the same direction (+ y direction) with respect to the fixed region 12.
  • the magnetization free region 12 has reversible magnetization as described above. Therefore, the domain wall is formed at the boundary B1 between the first magnetization fixed region 11a and the magnetization free region 12, or at the boundary B2 between the second magnetization fixed region 11b and the magnetization free region 12.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are made of a ferromagnetic material.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are in-plane magnetization films having in-plane magnetic anisotropy. That is, the magnetization free layer 10 and the magnetization fixed layer 30 have magnetic anisotropy in the in-plane direction.
  • 2A and 2C show the in-plane magnetic anisotropy in the horizontal direction (direction from one of the first magnetization fixed region 11a and the second magnetization fixed region 11b to the other) in the figure as the magnetization direction of each layer. Has been. However, it may have another in-plane direction substantially perpendicular to this direction.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are a perpendicular magnetization film having a perpendicular magnetic anisotropy (perpendicular magnetic anisotropy). That is, the magnetization free layer 10 and the magnetization fixed layer 30 have magnetic anisotropy in the film thickness direction.
  • a magnetic tunnel junction (MTJ) is formed by the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30.
  • the magnetization free layer 10 includes at least one material selected from Fe, Co, and Ni. Furthermore, perpendicular magnetic anisotropy can be stabilized by including Pt and Pd.
  • B, C, N, O, Al, Si, P, Ti, V, Cr, Mn, Cu, Zn, Zr, Nb, Mo, Tc, Ru, Rh, Ag, Hf, Ta, W , Re, Os, Ir, Au, Sm, and the like can be added so that desired magnetic properties are expressed.
  • Co Co, Co—Pt, Co—Pd, Co—Cr, Co—Pt—Cr, Co—Cr—Ta, Co—Cr—B, Co—Cr—Pt—B, Co—Cr—Ta— B, Co-V, Co-Mo, Co-W, Co-Ti, Co-Ru, Co-Rh, Fe-Pt, Fe-Pd, Fe-Co-Pt, Fe-Co-Pd, Sm-Co, Examples thereof include Gd—Fe—Co, Tb—Fe—Co, and Gd—Tb—Fe—Co.
  • the magnetic anisotropy in the perpendicular direction can also be exhibited by laminating a layer containing any one material selected from Fe, Co, and Ni with different layers. Specifically, a laminated film of Co / Pd, Co / Pt, Co / Ni, Fe / Au, and the like are exemplified.
  • the nonmagnetic layer 20 is preferably made of an insulator.
  • suitable materials for the nonmagnetic layer 20 include Mg—O, Al—O, Al—N, Ni—O, and Hf—O.
  • the present invention can also be implemented by using a semiconductor or a metal material as the nonmagnetic layer 20.
  • examples of materials that can be used for the nonmagnetic layer 20 include Cr, Al, Cu, and Zn.
  • the magnetization free layer 10 is preferable to select materials for the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30 that have a large magnetoresistance effect ratio corresponding to the SN ratio of the read signal.
  • a very large magnetoresistance effect ratio of 500% has been reported in recent years.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are made of a Co—Fe—B material, and the nonmagnetic layer 2 is made of an Mg—O material.
  • the magnetization direction of each layer of the current-induced domain wall motion type magnetoresistive effect element is arbitrary.
  • the magnetization free layer 10 includes the first magnetization fixed region 11a and the second magnetization fixed region 11b whose magnetizations are fixed substantially antiparallel to each other, and the magnetization free region 12 electrically connected thereto.
  • the magnetization of the magnetization free region 12 is substantially parallel to either the first magnetization fixed region 11a or the second magnetization fixed region 11b. Due to the restriction of the magnetization state, a domain wall is introduced into the first magnetization free layer 10.
  • the magnetization free region 12 when the magnetization of the magnetization free region 12 is substantially parallel to the magnetization of the first magnetization fixed region 11a and is substantially antiparallel to the magnetization of the second magnetization fixed region 11b, the magnetization free region 12 and the second magnetization fixed region A domain wall is formed near the boundary of 11b.
  • the magnetization of the magnetization free region 12 when the magnetization of the magnetization free region 12 is substantially parallel to the magnetization of the second magnetization fixed region 11b and is substantially antiparallel to the magnetization of the first magnetization fixed region 11a, the magnetization free region 12 and the first magnetization fixed region A domain wall is formed near the boundary of 11a.
  • the position of the formed domain wall can be moved by passing a current directly through the first magnetization free layer 10.
  • the first magnetization fixed is obtained by flowing a current in a direction from the magnetization free region 12 toward the first magnetization fixed region 11a.
  • Conduction electrons flow from the region 11a to the magnetization free region 12, and the domain wall moves in the same direction as the flow of the conduction electrons. Due to the movement of the domain wall, the magnetization of the magnetization free region 12 becomes parallel to the first magnetization fixed region 11a.
  • the second magnetization fixed is obtained by flowing a current in a direction from the magnetization free region 12 toward the second magnetization fixed region 11b. Conduction electrons flow from the region 11b to the magnetization free region 12, and the domain wall moves in the same direction as the flow of the conduction electrons. Due to the movement of the domain wall, the magnetization of the magnetization free region 12 becomes parallel to the second magnetization fixed region 11b. In this way, information can be rewritten between the “0” state and the “1” state.
  • the first magnetization fixed region 11a and the second magnetization fixed region 11b be provided with terminals connected to external wiring. At this time, the write current flows between the first terminal connected to the first magnetization fixed region 11a and the second terminal connected to the second magnetization fixed region 11b.
  • the path of the write current for writing data to the magnetoresistive effect element of this embodiment is not limited to this.
  • the magnetoresistive effect is used to read data from the current-induced domain wall motion type magnetoresistive effect element. Specifically, a current is passed between the magnetization fixed layer 30 and the magnetization free region 12 of the magnetization free layer 10 via the nonmagnetic layer 20, so that the magnetization of the magnetization fixed layer 30 and the magnetization of the magnetization free region 12 are relative to each other. Data is read by detecting a change in resistance according to the angle. For example, when the domain wall is near the boundary between the magnetization free region 12 and the first magnetization fixed region 11a, the magnetization of the magnetization fixed layer 30 and the magnetization of the magnetization free region 12 are parallel (for example, “0” is stored). A low resistance state is realized.
  • the magnetization of the magnetization fixed layer 30 and the magnetization of the magnetization free region 12 are antiparallel (for example, “1” is stored).
  • a high resistance state is realized.
  • a change in the resistance of the magnetoresistive effect element is detected as a voltage signal or a current signal, and data stored in the magnetoresistive effect element is determined using the voltage signal or the current signal.
  • each layer on the in-plane plane is not limited to the example shown in each figure, and may be a circle, an ellipse, a rectangle, a rhombus, or another polygon.
  • irregularities can be appropriately provided on the surface of each layer so that appropriate characteristics can be obtained.
  • the area of each layer is arbitrary.
  • 3A to 3B are schematic views showing the configuration of a spin-injection magnetization reversal type magnetoresistive effect element according to an embodiment of the present invention.
  • this spin-injection magnetization reversal type magnetoresistive effect element is provided between the magnetization free layer 10, the magnetization fixed layer 30, and the magnetization free layer 10 and the magnetization fixed layer 30.
  • a nonmagnetic layer 20 is provided.
  • the magnetization free layer 10 has reversible magnetization.
  • the magnetization fixed layer 30 has a fixed magnetization.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are made of a ferromagnetic material.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are in-plane magnetization films having in-plane magnetic anisotropy. That is, the magnetization free layer 10 and the magnetization fixed layer 30 have magnetic anisotropy in the in-plane direction.
  • in-plane magnetic anisotropy in the horizontal direction in the figure is shown as the magnetization direction of each layer. However, it may have another in-plane direction substantially perpendicular to this direction.
  • FIG. 3A in-plane magnetic anisotropy in the horizontal direction in the figure is shown as the magnetization direction of each layer. However, it may have another in-plane direction substantially perpendicular to this direction.
  • FIG. 3A in-plane magnetic anisotropy in the horizontal direction in the figure is shown as the magnetization direction of each layer. However, it may have another in-plane direction substantially perpendicular to this direction.
  • the magnetization free layer 10 and the magnetization fixed layer 30 are perpendicular magnetization films having perpendicular magnetic anisotropy. That is, the magnetization free layer 10 and the magnetization fixed layer 30 have magnetic anisotropy in the film thickness direction.
  • a magnetic tunnel junction (MTJ) is formed by the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30.
  • each layer is the same as in the case of the current-induced domain wall motion type magnetoresistive effect element as shown in FIGS. 2A to 2D.
  • the magnetization direction of each layer of the spin-injection magnetization reversal type magnetoresistive effect element is arbitrary.
  • Data writing to the spin transfer magnetization reversal type magnetoresistive effect element is realized by a spin transfer magnetization reversal method.
  • a write current flows between the first magnetization fixed layer 10 and the first magnetization free layer 30.
  • the case where the magnetization of the magnetization free layer 10 and the magnetization direction of the magnetization fixed layer 30 are in an antiparallel state is referred to as a “1” state (a state in which data “1” is recorded) and is in a parallel state.
  • the case is a “0” state (a state where data “0” is recorded).
  • the magnetoresistive effect is used for reading data from the spin injection magnetization reversal type magnetoresistive effect element. Specifically, this is the same as in the case of a current-induced domain wall motion type magnetoresistive effect element.
  • any of the spin-polarized current write type magnetoresistive effect elements shown in FIGS. 2A to 2D and FIGS. 3A to 3B can be used.
  • each layer on the in-plane plane is not limited to the example shown in each figure, and may be a circle, an ellipse, a rectangle, a rhombus, or another polygon.
  • irregularities can be appropriately provided on the surface of each layer so that appropriate characteristics can be obtained.
  • the area of each layer is arbitrary.
  • 4A to 4C are schematic diagrams showing the configuration of a current-induced magnetic field write type magnetoresistive effect element according to an embodiment of the present invention.
  • 4A includes a magnetization free layer 210, a magnetization fixed layer 230, and a nonmagnetic layer 220 provided between the magnetization free layer 210 and the magnetization fixed layer 220.
  • a magnetization free layer 210 a magnetization fixed layer 230
  • a nonmagnetic layer 220 provided between the magnetization free layer 210 and the magnetization fixed layer 220.
  • an electrode layer, a diffusion prevention layer, a base layer, and the like are appropriately provided.
  • the magnetization free layer 210 and the magnetization fixed layer 230 are made of a ferromagnetic material.
  • the magnetization free layer 210 and the magnetization fixed layer 230 are in-plane magnetization films having in-plane magnetic anisotropy. That is, the magnetization free layer 210 and the magnetization fixed layer 230 have magnetic anisotropy in the in-plane direction (xy in-plane direction).
  • the nonmagnetic layer 220 is made of an insulator, and a magnetic tunnel junction (MTJ) is formed by the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230.
  • MTJ magnetic tunnel junction
  • the nonmagnetic layer 220 is preferably made of an insulator, but may be made of a semiconductor or a conductor. Specific materials of the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230 are the same as those of the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30 in the spin-polarized current write type magnetoresistive effect element. Things can be used.
  • the magnetization fixed layer 230 has a fixed magnetization. This fixed magnetization is set in a direction perpendicular to the longitudinal direction (x direction) of the magnetization fixed layer 230 or has a vertical component.
  • the magnetization free layer 210 has reversible magnetization.
  • the easy axis of magnetization of the magnetization free layer 210 is perpendicular to the longitudinal direction (x direction) of the magnetization fixed layer 230 or has a perpendicular component.
  • Such magnetic anisotropy can be imparted by shape magnetic anisotropy.
  • the magnetization of the magnetization free layer 210 is either a parallel component or an antiparallel component with respect to the magnetization of the magnetization fixed layer 230. You can have either.
  • the magnetization direction of the magnetization free layer 210 corresponds to stored data.
  • a write current is passed through the magnetization fixed layer 230.
  • the magnetization of the magnetization free layer 210 is reversed by a current-induced magnetic field generated by the write current.
  • the direction of the current-induced magnetic field generated by the direction of the write current can be controlled to change the magnetization of the magnetization free layer 210 to a desired direction.
  • desired data is recorded in the magnetization free layer 210.
  • the magnetization fixed layer 230 may be referred to as a base electrode because of its role.
  • Such a writing method in which a writing current is supplied to the magnetization fixed layer 230, that is, the base electrode can also be referred to as a base writing type.
  • the write current since a write current is directly supplied to the magnetoresistive effect element, the magnitude of the current-induced magnetic field becomes relatively large. Therefore, the write current can be reduced. Moreover, since the magnetization fixed layer 230 introduces a write current, it is desirable that the electric resistance is relatively small. Therefore, the electrical resistance may be lowered by making a conductive layer adjacent to the magnetization fixed layer 230.
  • a read current is passed between the magnetization fixed layer 230 and the magnetization free layer 210 via the nonmagnetic layer 220.
  • data is read by detecting a change in resistance according to the relative angle between the magnetization of the magnetization fixed layer 230 and the magnetization of the magnetization free layer 210.
  • a change in resistance is detected as a voltage signal or a current signal, and data stored in the magnetoresistive effect element is determined using the voltage signal or the current signal.
  • the conductive layer 250 is provided.
  • an electrode layer, a diffusion prevention layer, a base layer, and the like are appropriately provided.
  • the magnetization free layer 210, the magnetization fixed layer 230a, and the nonmagnetic layer 220 in FIG. 4B are the same as the magnetization free layer 210, the magnetization fixed layer 230, and the nonmagnetic layer 220 in FIG. 4A.
  • the magnetization pinned layer 230a is different from the magnetization pinned layer 230 of FIG. 4A in that no write current flows.
  • the conductive layer 250 is a wiring layer for writing data and is formed of a conductor.
  • the direction of the magnetization of the magnetization free layer 210 is controlled by a current-induced magnetic field generated by a write current flowing inside the conductive layer 250. That is, data is written in the magnetoresistive effect element by the current-induced magnetic field. Since the write current is not supplied to the magnetization fixed layer (ferromagnetic material) but to the conductive layer 250 formed of a highly conductive conductor such as copper (Cu) or aluminum (Al), the write wiring resistance is further reduced. I can do it.
  • the conductive layer 250 may be electrically connected to the magnetization fixed layer 230a (or the magnetization free layer if closer to the conductive layer 250) via a contact. Other configurations are the same as those in the case of FIG.
  • a write current is passed from one end of the conductive layer 90 to the other end.
  • the magnetization of the magnetization free layer 210 is reversed by a current-induced magnetic field generated by the write current.
  • the direction of the current-induced magnetic field generated by the direction of the write current can be controlled to change the magnetization of the magnetization free layer 210 to a desired direction.
  • desired data is recorded in the magnetization free layer 210.
  • Such a writing method in which a writing current is allowed to flow through the conductive layer 250 can be called a wiring layer writing type because a wiring dedicated to writing is provided.
  • a read current is passed through the paths of the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a.
  • data is read by detecting a change in resistance according to the relative angle between the magnetization of the magnetization fixed layer 230a and the magnetization of the magnetization free layer 210.
  • the magnetization of the magnetization fixed layer 230a and the magnetization of the magnetization free layer 210 are parallel (example: “0” is stored), the low resistance state is realized, and the magnetization of the magnetization fixed layer 230a and the magnetization of the magnetization free layer 210 are realized.
  • a high resistance state is realized.
  • a change in the resistance of the magnetoresistive effect element is detected as a voltage signal or a current signal, and data stored in the magnetoresistive effect element is determined using the voltage signal or the current signal.
  • 4C includes a magnetization fixed layer 230b, a magnetization free layer 210, a nonmagnetic layer 220 provided between the magnetization fixed layer 230b and the magnetization free layer 210, and a nonmagnetic layer sandwiching the magnetization free layer 210. 220, a conductive layer 250 provided on the opposite side of 220, and a magnetization free layer 210a provided on the opposite side of the magnetization free layer 210 across the conductive layer 250.
  • an electrode layer, a diffusion prevention layer, a base layer, and the like are appropriately provided.
  • the magnetization free layer 210, the magnetization fixed layer 230b, and the nonmagnetic layer 220 are the same as the magnetization free layer 210, the magnetization fixed layer 230a, and the nonmagnetic layer 220 in FIG. 4B.
  • the magnetoresistive effect element of FIG. 4B is different from the magnetoresistive effect element of FIG. 4B in that the magnetization free layer has two magnetization free layers 210 and 210a, and the conductive layer 250 is between the magnetization free layer 210 and magnetization free layer 210a. Different.
  • the magnetization free layer 210a is preferably made of the same ferromagnetic material as the magnetization free layer 210, has the same in-plane magnetic anisotropy, and has a reversible magnetization in the reverse direction.
  • the magnetization free layer 210a is magnetically coupled to the magnetization free layer 210 in an antiferromagnetic manner, and stabilizes the magnetization of each other. Further, the magnetization free layer 210a and the magnetization free layer 210 located on both sides of the conductive layer 250 have a function of amplifying a current-induced magnetic field generated by a write current flowing through the conductive layer 250 during a write operation.
  • the magnetization free layer 210, the nonmagnetic layer 220, the magnetization fixed layer 230b, and the magnetization free layer 210a may be stacked in this order, and the magnetization fixed layer 230b may also function as the conductive layer 250. However, in this case, a nonmagnetic layer is inserted between the magnetization fixed layer 230b and the magnetization free layer 210a, and the magnetic coupling between the magnetization fixed layer 230b and the magnetization free layer 210a is cut.
  • Other configurations are the same as those in the case of FIG.
  • the current induced magnetic field due to the write current flowing through the conductive layer 250 is amplified by the magnetization free layer 210a and the magnetization free layer 210, and the current induction Except for the point that the magnetization free layer 210a is magnetized in the opposite direction to the magnetization free layer 210 by the magnetic field, it is the same as in the case of FIG.
  • a writing layer 250 serving as a writing wiring layer is located between the magnetization free layer 210a and the magnetization free layer 210, and such a writing method in which a writing current is supplied thereto is also referred to as an intermediate wiring layer writing type.
  • the method for reading data from the magnetoresistive effect element is the same as that in the case of FIG.
  • the magnetization free layer 210 and the magnetization free layer 210a are depicted as having substantially the same shape, but the shapes of the two layers may be different.
  • the magnetization free layer 210 a may have the same shape as the conductive layer 250.
  • the magnetization of the magnetization free layer 210a is oriented in the x direction, which is the longitudinal direction in a steady state, and rotates in the direction of a current-induced magnetic field when a current is introduced into the conductive layer 250, A magnetic field can be applied efficiently.
  • the magnetization free layer 210a having such a role is often referred to as a cladding layer or a yoke layer.
  • the current-induced magnetic field writing type magnetoresistive effect elements shown in FIGS. 4A to 4C are all examples in which the magnetization free layer and the magnetization fixed layer are composed of in-plane magnetization films having in-plane magnetic anisotropy. ing.
  • the present invention is not limited to this, and the magnetization free layer and the magnetization fixed layer may be composed of a perpendicular magnetization film having perpendicular magnetic anisotropy.
  • any of the current-induced magnetic field write type magnetoresistive effect elements shown in FIGS. 4A to 4C can be used.
  • each layer on the in-plane plane is not limited to the example shown in each figure, and may be a circle, an ellipse, a rectangle, a rhombus, or another polygon.
  • irregularities can be appropriately provided on the surface of each layer so that appropriate characteristics can be obtained.
  • the area of each layer is arbitrary.
  • an appropriate type of MRAM is selected and arranged according to a required function.
  • a memory for a logic circuit that requires high-speed operation an MRAM using a current-induced magnetic field writing type magnetoresistive effect element capable of high-speed operation shown in FIGS. 4A to 4C is used.
  • the low current (large capacity and high capacity) shown in FIGS. 2A to 2D and FIGS. 3A and 3B can be used.
  • An MRAM using a spin-polarized current writing type magnetoresistive element that can be integrated) is used as a spin-polarized current writing type magnetoresistive element that can be integrated.
  • a system (memory mounted semiconductor device) can be obtained.
  • any one of the magnetoresistance effect element of the spin-polarized current writing type current-induced domain wall motion type, spin-injection magnetization switching type, and current-induced magnetic field writing type may be used. It can also be used.
  • FIG. 5A is a circuit diagram showing a configuration example of a memory cell in which the magnetoresistive effect element of this embodiment is integrated.
  • FIG. 5A shows a circuit configuration of a single memory cell 301, but it is actually understood by those skilled in the art that a plurality of memory cells 301 are arranged in an array and integrated in the MRAMs 4 and 5. Will be understood.
  • a terminal connected to the magnetization fixed layer 30 is connected to a ground line GND for reading through a node N3.
  • the One of the two terminals connected to the magnetization free layer 10 is connected to one source / drain of the MOS transistor M1 via the node N1, and the other is connected to one source / drain of the MOS transistor M2 via the node N2.
  • the other source / drain of the MOS transistors M1 and M2 are connected to bit lines BL1 and BL2 for writing, respectively.
  • the gate electrodes of the MOS transistors M1 and M2 are connected to the word line WL. That is, 310 in the figure corresponds to the first magnetization free layer 10.
  • one of the magnetization fixed layer 30 and the first magnetization free layer 10 is connected to one source / drain of the MOS transistor M1 via the node N1.
  • the other is connected to one source / drain of the MOS transistor M2 via a node N2.
  • the other sources / drains of the MOS transistors M1 and M2 are connected to the bit lines BL1 and BL2, respectively.
  • the gate electrodes of the MOS transistors M1 and M2 are connected to the word line WL.
  • 310 in the figure corresponds to the magnetization fixed layer 30, the nonmagnetic layer 20, and the first magnetization free layer 10.
  • one of the magnetization fixed layer 30 and the first magnetization free layer 10 is connected to the ground line GND via the node N1 (not the node N3).
  • one of two terminals connected to both ends of the magnetization fixed layer 230 is connected to one source / drain of the MOS transistor M1 via the node N1.
  • the other is connected to one source / drain of the MOS transistor M2 via the node N2.
  • a terminal connected to the magnetization free layer 210 is connected to a ground line GND for reading via a node N3.
  • 310 in the figure corresponds to the magnetization fixed layer 230.
  • one of two terminals connected to both ends of the conductive layer 250 is connected to one source / drain of the MOS transistor M1 via the node N1.
  • the other is connected to one source / drain of the MOS transistor M2 via a node N2.
  • a terminal connected to the magnetization free layer 210 is connected to a ground line GND for reading via a node N3.
  • the magnetization fixed layer 230a and the conductive layer 250 are electrically connected.
  • 310 in the figure corresponds to the conductive layer 250.
  • one of two terminals connected to both ends of the conductive layer 250 is connected to one source / drain of the MOS transistor M1 via the node N1.
  • the other is connected to one source / drain of the MOS transistor M2 via a node N2.
  • a terminal connected to the magnetization fixed layer 230b is connected to the ground line GND for reading via the node N3.
  • 310 in the figure corresponds to the conductive layer 250.
  • FIG. 5B is a block diagram showing a configuration example of an MRAM in which the memory cells of this embodiment are integrated.
  • the MRAM 360 includes a memory cell array 361 in which a plurality of memory cells 301 are arranged in a matrix.
  • the memory cell array 361 includes a reference cell 301r that is referred to when data is read, in addition to the memory cell 301 used for data recording described in FIG. 5A.
  • the structure of the reference cell 301r is the same as that of the memory cell 301.
  • the word line WL is connected to the X selector 362.
  • the X selector 362 selects a word line WL connected to the target memory cell 301s as a selected word line WLs during a data write operation and a read operation.
  • the bit line BL1 is connected to the Y-side current termination circuit 364, and the bit line BL2 is connected to the Y selector 363.
  • the Y selector 363 selects the bit line BL2 connected to the target memory cell 301s as the selected bit line BL2s during the data write operation and the read operation.
  • the Y-side current termination circuit 364 selects the bit line BL1 connected to the target memory cell 301s as the selected bit line BL1s.
  • the Y-side current source circuit 365 supplies or draws a predetermined write current (Iwrite) to the selected bit line BL2s during the data write operation.
  • the Y-side power supply circuit 366 supplies a predetermined voltage to the Y-side current termination circuit 364 during the data write operation.
  • the write current (Iwrite) flows into or out of the Y selector 363.
  • These X selector 362, Y selector 363, Y side current termination circuit 364, Y side current source circuit 365, and Y side power supply circuit 366 are “write current supply circuits for supplying a write current (Iwrite) to the memory cell 301. Is comprised.
  • the read current adding circuit 367 supplies a predetermined read current (Iread) to the selected second bit line BL2s during the data read operation.
  • the Y-side current termination circuit 364 sets the bit line BL1 to “Open”.
  • the read current load circuit 367 supplies a predetermined read current (Iread) to the reference bit line BL2r connected to the reference cell 301r.
  • the sense amplifier 368 reads data from the target memory cell 301s based on the difference between the potential of the reference bit line BL2r and the potential of the selected bit line BL2s, and outputs the data.
  • the X selector 362, Y selector 363, Y-side current termination circuit 364, read current adding circuit 367, and sense amplifier 368 constitute a “read current supply circuit” for supplying a read current (Iread) to the memory cell 301. is doing.
  • the word line WL is pulled up to a “high” level, and the MOS transistors M1 and M2 are turned “ON”.
  • One of the bit lines BL1 and BL2 is pulled up to the “high” level, and the other is pulled down to the “low” level.
  • Which of the bit lines BL1 and BL2 is pulled up to the “high” level and which is pulled down to the “low” level is determined by data to be written to the magnetoresistive element. As described above, data “0” and “1” can be written separately.
  • the word line WL is pulled up to the “high” level, and the MOS transistors M1 and M2 are turned “ON”.
  • One of the bit lines BL1 and BL2 is pulled up to the “high” level, and the other is set to “open” (floating).
  • a read current passing through the magnetoresistive effect element flows from one of the bit lines BL1 and BL2 to the ground line GND.
  • the potential of the bit line through which the read current flows or the magnitude of the read current depends on a change in resistance of the magnetoresistive element due to the magnetoresistive effect. By detecting this change in resistance as a voltage signal or a current signal, high-speed reading can be performed.
  • circuit configurations shown in FIGS. 5A and 5B and the circuit operation described here are merely examples of a method for carrying out the present invention, and can be implemented by other circuit configurations.
  • FIG. 5A It has been reported that when the circuit configuration of FIG. 5A is applied to a current-induced magnetic field writing type magnetoresistive effect element (FIGS. 4A to 4C), operation at 200 MHz or higher is possible (N. Sakimura). et al., IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.42, 2007, pp.830.). However, other circuit configurations as shown in FIG. 6 can be used to perform higher-speed operation.
  • FIG. 6 is a circuit diagram showing another configuration example of the memory cell in which the magnetoresistive effect element of this embodiment is integrated.
  • FIG. 6 shows a circuit configuration of a single memory cell 302. However, it will be understood by those skilled in the art that a plurality of memory cells 302 are actually arranged in an array and integrated in an MRAM. It will be understood. It has been reported that when the circuit configuration of FIG. 6 is applied to a current-induced magnetic field writing type magnetoresistive effect element (FIGS. 4A to 4C), operation at 500 MHz or more is possible (N. Sakimura). et al., IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.42, 2007, pp.830.).
  • two MTJ1 and MTJ2 are used for one memory cell 302.
  • Complementary data (“0" and “1” or “1” and “0") are stored in MTJ1 and MTJ2.
  • the read signal is amplified by the MOS transistors M13 and M14.
  • the second magnetoresistive element in the second magnetoresistive element (MTJ2), one of the two terminals connected to both ends of the magnetization fixed layer 230 is One source / drain of the MOS transistor M11 is connected via the node N11, and the other is connected to one terminal of the magnetization fixed layer 230 of the first magnetoresistive effect element (MTJ1) via the node N12.
  • a terminal connected to the magnetization free layer 210 is connected to a wiring SPL that supplies a read current via a node N14.
  • one of two terminals connected to both ends of the magnetization fixed layer 230 is a node to the other terminal of the magnetization fixed layer 230 of the second magnetoresistance effect element (MTJ2).
  • the other is connected via N12, and the other is connected to one source / drain of MOS transistor M12 via node N13.
  • a terminal connected to the magnetization free layer 210 is connected to a ground line GND for reading via a node N15. That is, 311 and 312 in the figure correspond to the magnetization fixed layer 230 of the second and first magnetoresistance effect elements, respectively.
  • the second magnetoresistive element in the second magnetoresistive element (MTJ2), one of the two terminals connected to both ends of the conductive layer 250 is a MOS.
  • One source / drain of the transistor M11 is connected via the node N11, and the other is connected to one terminal of the conductive layer 250 of the first magnetoresistive element (MTJ1) via the node N12.
  • a terminal connected to the magnetization free layer 210 is connected to a wiring SPL that supplies a read current via a node N14.
  • one of two terminals connected to both ends of the conductive layer 250 has a node N12 on the other terminal of the conductive layer 250 of the second magnetoresistive element (MTJ2).
  • the other is connected to one source / drain of the MOS transistor M12 via a node N13.
  • a terminal connected to the magnetization free layer 210 is connected to a ground line GND for reading via a node N15. That is, 311 and 312 in the figure correspond to the conductive layers 250 of the second and first magnetoresistive elements, respectively.
  • the second magnetoresistive element in the second magnetoresistive element (MTJ2), one of two terminals connected to both ends of the conductive layer 250 is a MOS.
  • One source / drain of the transistor M11 is connected via the node N11, and the other is connected to one terminal of the conductive layer 250 of the first magnetoresistive element (MTJ1) via the node N12.
  • a terminal connected to the magnetization fixed layer 230b is connected to a wiring SPL for supplying a read current via a node N14.
  • one of two terminals connected to both ends of the conductive layer 250 has a node N12 on the other terminal of the conductive layer 250 of the second magnetoresistive element (MTJ2).
  • the other is connected to one source / drain of the MOS transistor M12 via a node N13.
  • a terminal connected to the magnetization fixed layer 230b is connected to a ground line GND for reading through a node N15. That is, 311 and 312 in the figure correspond to the conductive layers 250 of the second and first magnetoresistive elements, respectively.
  • the terminal connected to the magnetization fixed layer 30 is a read current. Is connected to a wiring SPL for supplying One of the two terminals connected to the magnetization free layer 10 is connected to one source / drain of the MOS transistor M11 via the node N11, and the other is connected to the magnetization free layer 10 of the first magnetoresistance effect element (MTJ1). Is connected to one end of this via a node N12. In the first magnetoresistive element (MTJ1), the terminal connected to the magnetization fixed layer 30 is connected to the ground line GND for reading.
  • One of the two terminals connected to the magnetization free layer 10 is connected to the other end of the magnetization free layer 10 of the second magnetoresistive effect element (MTJ2) via the node N12, and the other is one of the MOS transistors M12.
  • the source / drain is connected through node N13. That is, 311 and 312 in the figure correspond to the magnetization free layer 10 of the second and first magnetoresistive elements, respectively.
  • the second magnetoresistive element in the second magnetoresistive element (MTJ2), one of the magnetization free layer 10 and the magnetization fixed layer 30 is One is connected to one source / drain of the MOS transistor M11 via the node N11, and the other is the same terminal of the magnetization free layer 10 and the magnetization fixed layer 30 in the first magnetoresistive element (MTJ1).
  • the first magnetoresistive effect element MTJ1
  • the same one as the second magnetoresistive effect element (MTJ2) connected to the node N12 of the magnetization free layer 10 and the magnetization fixed layer 30 has the second magnetoresistance effect.
  • the effect element (MTJ2) is connected via the node N12, and the rest of the magnetization free layer 10 and the magnetization fixed layer 30 are connected to one source / drain of the MOS transistor M12 via the node N13.
  • the node N14 of the wiring SPL that supplies the read current is connected to the node N11, and the node N15 of the ground line GND is connected to the node N13.
  • 311 and 312 in the figure correspond to the second and first magnetoresistive elements, respectively.
  • the word line RWL is pulled up to “high” level, and the MOS transistor M15 is turned “ON”. Further, the read voltage supply line SPL is pulled up to the “high” level.
  • the read current passing through the paths of the node N14, the nodes N11, MTJ2, the nodes N12, MTJ1, the node N13, and the node N15 flows from the read voltage supply line SPL to the ground line GND via the MTJ1 and MTJ2.
  • the potential of the node N12 between MTJ2 and MTJ1 depends on complementary data stored in MTJ2 and MTJ1. Therefore, the potential of the node N12 is amplified by the MOS transistors M13 and M14 and detected by the bit line RBL, thereby enabling high-speed reading.
  • circuit configuration shown in FIG. 6 and the circuit operation described here are merely examples of a method for carrying out the present invention, and can be implemented by other circuit configurations.
  • FIGS. 7A to 7D are schematic views showing the configuration of a first modification of the magnetoresistive effect element in each MRAM according to the embodiment of the present invention.
  • the magnetoresistive effect element 8 and the magnetoresistive effect element 9 according to the embodiment of the present invention are formed on the same chip.
  • the white arrow in each component in the figure indicates the direction of magnetization (the same applies hereinafter).
  • the magnetoresistive effect element 9 is used in a memory cell of the MRAM 5 for high integration and large capacity (low current). This is a spin-polarized current writing type current-induced domain wall motion type magnetoresistive effect element.
  • the magnetoresistive effect element 9 includes a magnetization free layer 10, a magnetization fixed layer 30, and a nonmagnetic layer 20 provided between the magnetization free layer 10 and the magnetization fixed layer 30.
  • the magnetoresistive effect element 9 is the same as the magnetoresistive effect element shown in FIG. 2B.
  • As terminals of the magnetization free layer 10 a contact 41 is connected to the first magnetization fixed region 11a, and a contact 42 is connected to the second magnetization fixed region 11b.
  • Each contact is connected to, for example, a MOS transistor (see FIG. 5A) of the memory cell.
  • the magnetization fixed layer 30 is connected to, for example, the ground line GND (see FIG. 5A).
  • GND ground line
  • the write current flows through the path of the contact 41, the first magnetization fixed region 11 a, the magnetization free region 12, the second magnetization fixed region 11 b, and the contact 42. Thereby, the domain wall of the magnetization free layer 10 moves according to the write current.
  • the read current flows through a magnetic tunnel junction (MTJ) composed of the magnetization fixed layer 30, the nonmagnetic layer 20, and the magnetization free layer 10 (magnetization free region 12).
  • MTJ magnetic tunnel junction
  • Other configurations and operations are as described in relation to the magnetoresistive effect element in FIG. 2B.
  • the shape of the magnetization free layer 10 may be any of FIGS. 2A to 2D.
  • the magnetoresistive effect element 8 is used in a memory cell of the MRAM 4 for high speed operation. This is a current-induced magnetic field writing type magnetoresistive effect element.
  • the magnetoresistive effect element 8 is of the aforementioned wiring layer writing type.
  • the magnetoresistive effect element 8 includes a magnetization free layer 210, a nonmagnetic layer 220, a magnetization fixed layer 230 a, and a conductive layer 250 provided in the vicinity of the magnetization free layer 210.
  • the magnetoresistive effect element 8 is the same as the magnetoresistive effect element shown in FIG. 4B except that a perpendicular magnetization film is used.
  • the magnetization free layer 210 is connected to the conductive layer 250 through the metal layer 257.
  • the conductive layer 250 has one end connected to the contact 255 and the other end connected to the contact 256. Each contact is connected to, for example, a MOS transistor (see FIG. 5A) of the memory cell.
  • the magnetization fixed layer 230a is connected to the ground line GND (see FIG. 5A), for example.
  • GND ground line
  • the conductive layer 250 is composed of a stacked body of the same material as the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a.
  • the write current may flow through any material layer.
  • the write current flows through the path of the contact 255, the conductive layer 250, and the contact 256. Thereby, a magnetic field is induced around the conductive layer 250 (a range including the magnetization free layer 210).
  • the read current flows through a magnetic tunnel junction (MTJ) path formed by the magnetization fixed layer 230a, the nonmagnetic layer 220, and the magnetization free layer 210.
  • MTJ magnetic tunnel junction
  • the shape of the conductive layer 250 is not particularly limited as long as a desired magnetic field can be induced in a range in which the write current flowing therethrough includes the magnetization free layer 210.
  • FIG. 7B is a plan view of the magnetoresistive effect element 8 of FIG. 7A as viewed from the z direction, but the conductive layer 250 includes magnetic tunnel junctions (the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230). It may be a substantially C-shape that surrounds.
  • the conductive layer 250 may be a substantially I-shaped conductive layer 250a that linearly extends beside the magnetic tunnel junction.
  • the conductive layer 250 may be a substantially L-shaped conductive layer 250b that passes while bending beside the magnetic tunnel junction.
  • the magnetoresistive effect element 8 and the magnetoresistive effect element 9 according to the embodiment of the invention are formed on the same chip.
  • the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a of the magnetoresistive effect element 8 are the same as the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30 of the magnetoresistive effect element 9, respectively. It can be formed simultaneously with the material. That is, the MRAM 4 and the MRAM 5 can be formed by the same process, and the number of processes does not increase. As a result, the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • the conductive layer 250 is also formed of the same material as the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a.
  • the semiconductor device 1 can be manufactured at a lower cost and in a shorter time.
  • FIG. 8 is a perspective view showing a configuration of a second modification of the magnetoresistive effect element in each MRAM according to the embodiment of the present invention.
  • the magnetoresistive effect element 8a and the magnetoresistive effect element 9a according to the second modification of the embodiment of the present invention are formed on the same chip.
  • the magnetoresistive effect element 9a is used in a memory cell of the MRAM 5 for high integration and large capacity (low current). This is a spin-polarized current writing type current-induced domain wall motion type magnetoresistive effect element.
  • the magnetoresistive effect element 9 a includes a magnetization free layer 10, a magnetization fixed layer 30, and a nonmagnetic layer 20 provided between the magnetization free layer 10 and the magnetization fixed layer 30.
  • the magnetoresistive effect element 9a is the same as the magnetoresistive effect element shown in FIG. 2A.
  • Each contact is connected to, for example, a MOS transistor (see FIG. 5A) of the memory cell.
  • the magnetization fixed layer 30 is connected to, for example, the ground line GND (see FIG. 5A).
  • GND ground line
  • the write current flows through the path of the contact 41 (+ 41a), the first magnetization fixed region 11a, the magnetization free region 12, the second magnetization fixed region 11b, and the contact 42 (+ 42a).
  • the read current flows through a magnetic tunnel junction (MTJ) composed of the magnetization fixed layer 30, the nonmagnetic layer 20, and the magnetization free layer 10 (magnetization free region 12).
  • MTJ magnetic tunnel junction
  • Other configurations and operations are as described in relation to the magnetoresistive effect element in FIG. 2A.
  • the shape of the magnetization free layer 10 may be any of FIGS. 2A to 2D.
  • the magnetoresistive effect element 8a is used in a memory cell of the MRAM 4 for high speed operation. This is a current-induced magnetic field writing type magnetoresistive effect element.
  • the magnetoresistive effect element 8a is the above-described intermediate layer wiring write type.
  • the magnetoresistive effect element 8a includes a magnetization fixed layer 230b, a nonmagnetic layer 220, a magnetization free layer 210, a conductive layer 250, and a magnetization free layer 210b.
  • the magnetoresistive effect element 8a is the same as the magnetoresistive effect element shown in FIG. 4C.
  • the conductive layer 250 has terminals at both ends connected to, for example, MOS transistors of two memory cells (see FIG. 5A).
  • the magnetization fixed layer 230b is connected to, for example, the ground line GND (see FIG. 5A).
  • GND ground line
  • an electrode layer, a diffusion prevention layer, a base layer, and the like are appropriately provided.
  • the write current flows through the conductive layer 250.
  • a magnetic field is induced around the conductive layer 250 (a range including the magnetization free layer 210 and the magnetization free layer 210a).
  • the read current flows through a magnetic tunnel junction (MTJ) path composed of the magnetization fixed layer 230b, the nonmagnetic layer 220, and the magnetization free layer 210.
  • MTJ magnetic tunnel junction
  • the magnetoresistive effect element 8a and the magnetoresistive effect element 9a according to the embodiment of the present invention are formed on the same chip.
  • the magnetization free layer 210a, the conductive layer 250a, the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230b of the magnetoresistive effect element 8a are respectively connected to the contacts 41a and 42a, contacts 41, 42, and
  • the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30 can be simultaneously formed in the same layer with the same material. That is, the MRAM 4 and the MRAM 5 can be formed by the same process, and the number of processes does not increase. As a result, the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • FIG. 9 is a perspective view showing a configuration of a third modification of the magnetoresistive element in each MRAM according to the embodiment of the present invention.
  • the magnetoresistive effect element 8b and the magnetoresistive effect element 9b according to the third modification of the embodiment of the present invention are formed on the same chip.
  • the magnetoresistive effect element 9b is used in a memory cell of the MRAM 5 for high integration and large capacity (low current).
  • This is a spin-polarization current writing type spin-injection magnetization reversal type magnetoresistive effect element.
  • the magnetoresistive effect element 9 b includes a magnetization free layer 10, a magnetization fixed layer 30, and a nonmagnetic layer 20 provided between the magnetization free layer 10 and the magnetization fixed layer 30.
  • the magnetoresistive effect element 9b is the same as the magnetoresistive effect element shown in FIG. 3A.
  • a contact 94 and a wiring layer 95 are connected as terminals of the magnetization free layer 10, and a contact 91 and a wiring layer 92 are connected to the magnetization fixed layer 30.
  • Each contact and wiring layer is connected to, for example, a MOS transistor (see FIG. 5A) of the memory cell.
  • a MOS transistor see FIG. 5A
  • an electrode layer, a diffusion prevention layer, a base layer, and the like are appropriately provided.
  • the write current flows through the path of the contact 91, the magnetization fixed layer 30, the nonmagnetic layer 20, the magnetization free layer 10, and the contact 94. Thereby, the magnetization direction of the magnetization free layer 10 changes according to the write current.
  • the read current flows through a magnetic tunnel junction (MTJ) composed of the magnetization fixed layer 30, the nonmagnetic layer 20, and the magnetization free layer 10.
  • MTJ magnetic tunnel junction
  • the magnetoresistive effect element 8b is used in a memory cell of the MRAM 4 for high speed operation. This is a current-induced magnetic field writing type magnetoresistive effect element.
  • the magnetoresistive effect element 8b is the above-described base write type.
  • the magnetoresistive element 8 b includes a magnetization fixed layer 230, a nonmagnetic layer 220, and a magnetization free layer 210.
  • the magnetoresistive effect element 8b is the same as the magnetoresistive effect element shown in FIG. 4A.
  • a contact 258 and a wiring layer 259 are connected as terminals of the magnetization free layer 210.
  • the contact 260 and the wiring layer 261 are connected as one terminal of the magnetization fixed layer 230, and the contact 262 and the wiring layer 263 are connected as the other terminal.
  • the terminals of both ends of the magnetization fixed layer 230 are connected to, for example, MOS transistors (see FIG. 5A) of two memory cells.
  • the magnetization free layer 210 is connected to the ground line GND (see FIG. 5A), for example.
  • the write current flows through the magnetization fixed layer 230.
  • a magnetic field is induced around the magnetization fixed layer 230 (a range including the magnetization free layer 210).
  • the read current flows through a magnetic tunnel junction (MTJ) path constituted by the magnetization fixed layer 230, the nonmagnetic layer 220, and the magnetization free layer 210.
  • MTJ magnetic tunnel junction
  • the magnetoresistive effect element 8b and the magnetoresistive effect element 9b according to the embodiment of the present invention are formed on the same chip.
  • the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230 of the magnetoresistive effect element 8b are the same layer as the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30 of the magnetoresistance effect element 9b, respectively. It can be formed simultaneously with the material. That is, the MRAM 4 and the MRAM 5 can be formed by the same process, and the number of processes does not increase. As a result, the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • FIG. 10 is a perspective view showing a configuration of a fourth modification of the magnetoresistive effect element in each MRAM according to the embodiment of the present invention.
  • the magnetoresistive effect element 8c and the magnetoresistive effect element 9c according to the fourth modification of the embodiment of the present invention are formed on the same chip.
  • the magnetoresistive effect element 9c is used for a memory cell of the MRAM 5 for high integration and large capacity (low current).
  • This is a spin-polarization current writing type spin-injection magnetization reversal type magnetoresistive effect element.
  • the magnetoresistive effect element 9 c includes a magnetization free layer 10, a magnetization fixed layer 30, and a nonmagnetic layer 20 provided between the magnetization free layer 10 and the magnetization fixed layer 30.
  • the magnetoresistive effect element 9c is the same as the magnetoresistive effect element shown in FIG. 3B.
  • a contact 94 and a wiring layer 95 are connected as terminals of the magnetization free layer 10, and a contact 91 and a wiring layer 92 are connected to the magnetization fixed layer 30.
  • Each contact and wiring layer is connected to, for example, a MOS transistor (see FIG. 5A) of the memory cell.
  • a MOS transistor see FIG. 5A
  • an electrode layer, a diffusion prevention layer, a base layer, and the like are appropriately provided.
  • the write current flows through the path of the contact 91, the magnetization fixed layer 30, the nonmagnetic layer 20, the magnetization free layer 10, and the contact 94. Thereby, the magnetization direction of the magnetization free layer 10 changes according to the write current.
  • the read current flows through a magnetic tunnel junction (MTJ) composed of the magnetization fixed layer 30, the nonmagnetic layer 20, and the magnetization free layer 10.
  • MTJ magnetic tunnel junction
  • the magnetoresistive effect element 8c is used in a memory cell of the MRAM 4 for high speed operation. This is a current-induced magnetic field writing type magnetoresistive effect element.
  • the magnetoresistive effect element 8c is the above-described wiring layer writing type.
  • the magnetoresistive element 8 c includes a magnetization free layer 210, a nonmagnetic layer 220, a magnetization fixed layer 230 a, and a conductive layer 250 a provided in the vicinity of the magnetization free layer 210.
  • the magnetoresistive effect element 8c is the same as the magnetoresistive effect element shown in FIG. 4B except that a perpendicular magnetization film is used.
  • the conductive layer 250a is the same as the conductive layer 250a in FIG. 7C.
  • the magnetization fixed layer 230a is connected to the conductive layer 250a through a contact 267, a metal layer 268, and a contact 269.
  • the conductive layer 250 a has one end connected to the contact 270 and the wiring layer 271, and the other end connected to the contact 272 and the wiring layer 273.
  • the contacts 270 and 272 are connected to, for example, a MOS transistor (see FIG. 5A) of the memory cell.
  • the magnetization free layer 210 is connected to the ground line GND (see FIG. 5A), for example.
  • GND see FIG. 5A
  • the conductive layer 250a is formed of a stacked body made of the same material as the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a.
  • the write current may flow through any material layer.
  • the write current flows through the path of the contact 270, the conductive layer 250a, and the contact 272.
  • a magnetic field is induced around the conductive layer 250a (a range including the magnetization free layer 210).
  • the read current flows through a magnetic tunnel junction (MTJ) path formed by the magnetization fixed layer 230a, the nonmagnetic layer 220, and the magnetization free layer 210.
  • MTJ magnetic tunnel junction
  • the magnetoresistive effect element 8c and the magnetoresistive effect element 9c according to the embodiment of the present invention are formed on the same chip.
  • the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a of the magnetoresistive effect element 8c are the same layer as the magnetization free layer 10, the nonmagnetic layer 20, and the magnetization fixed layer 30 of the magnetoresistive effect element 9c, respectively. It can be formed simultaneously with the material. That is, the MRAM 4 and the MRAM 5 can be formed by the same process, and the number of processes does not increase. As a result, the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • the conductive layer 250a is also formed of the same material as that of the magnetization free layer 210, the nonmagnetic layer 220, and the magnetization fixed layer 230a, and thus can be formed in the same process.
  • the semiconductor device 1 can be manufactured at a lower cost and in a shorter time.
  • FIG. 11A to 11C are schematic views schematically showing the configuration of the fifth modification example of the magnetoresistance effect element according to this example.
  • FIG. 11A is a perspective view
  • FIGS. 11B and 11C are xy plan views.
  • the combination of FIG. 11A and FIG. 11B shows a case having perpendicular magnetic anisotropy
  • the combination of FIG. 11A and FIG. 11C shows a case having in-plane magnetic anisotropy.
  • the magnetoresistive effect element 9d is used in a memory cell of the MRAM 5 for high integration and large capacity (low current). This is a spin-polarized current writing type current-induced domain wall motion type magnetoresistive effect element.
  • the first magnetization free layer 10 includes a first magnetization fixed region 11a and a second magnetization fixed region. 11b and a magnetization free region 12.
  • the first magnetization fixed region 11a is connected to one end of the magnetization free region 12 as shown in FIGS. 2A to 2D
  • the second magnetization fixed region 11b is connected to the other end.
  • the first magnetization fixed region 11 a and the second magnetization fixed region 11 b are connected to one end of the magnetization free region 12.
  • first magnetization fixed region 11a, the second magnetization fixed region 11b, and the magnetization free region 12 form a three-forked path (three-forked, substantially Y-shaped).
  • the magnetic pinned layer 30, the nonmagnetic layer 20, and the magnetization free region 20 constitute a magnetic tunnel junction (MTJ).
  • the first magnetization free layer 10 and the magnetization fixed layer 30 have magnetic anisotropy in the film thickness direction (perpendicular magnetic anisotropy). And the magnetization of the 1st magnetization fixed area
  • the magnetization free region 12 can take magnetization parallel to one of the magnetizations of the first magnetization fixed region 11a and the second magnetization fixed region 11b.
  • the magnetization of the magnetization fixed layer 30 is fixed in the film thickness direction.
  • the magnetization of the first magnetization fixed region 11a is fixed in the + z direction
  • the magnetization of the second magnetization fixed region 11b is fixed in the ⁇ z direction
  • the magnetization free region 12 can take magnetization in either the + z direction or the ⁇ z direction.
  • the magnetization fixed layer 30 has magnetization fixed in the ⁇ z direction.
  • the first magnetization free layer 10 and the magnetization fixed layer 30 have magnetic anisotropy in the in-plane direction (in-plane magnetic anisotropy).
  • the magnetizations of the first magnetization fixed region 11a and the second magnetization fixed region 11b constituting the first magnetization free layer 10 are in the in-plane direction, one is in the direction toward the magnetization free region 12, and the other is from the magnetization free region 12. It is fixed in the direction of leaving.
  • the magnetization free region 12 can take magnetization in a direction toward the connection portion between the first magnetization fixed region 11a and the second magnetization fixed region 11b or in the opposite direction.
  • the magnetization of the magnetization fixed layer 30 is fixed in the in-plane direction substantially parallel to the magnetization of the magnetization free region 12.
  • the magnetization of the first magnetization fixed region 11 a is fixed in the direction toward the magnetization free region 12
  • the magnetization of the second magnetization fixed region 11 b is fixed in the direction away from the magnetization free region 12.
  • the magnetization free region 12 can take magnetization in either the + x direction or the ⁇ x direction.
  • the magnetization fixed layer 30 has magnetization fixed in the + x direction.
  • the magnetoresistive effect element 9d having the structure of FIGS. 11A and 11B or FIGS. 11A and 11C is a four-terminal element. One of the four terminals is provided in the magnetization fixed layer 30, the other two terminals are provided in the first magnetization fixed region 11 a and the second magnetization fixed region 11 b, and the remaining one terminal is the magnetization free region 12. Provided. In the magnetoresistive effect element 9 d, a domain wall is formed either near the boundary between the first magnetization fixed region 11 a and the magnetization free region 12 or near the boundary between the second magnetization fixed region 11 b and the magnetization free region 12.
  • writing is performed by passing a current between the first magnetization fixed region 11a and the magnetization free region 12 or between the second magnetization fixed region 11b and the magnetization free region 12.
  • the magnetic domain wall starts from the boundary between the first magnetization fixed region 11 a or the second magnetization fixed region 11 b and the magnetization free region 12, and is written by exiting from the other end of the magnetization free region 12. Is called.
  • FIGS. 12A to 12B are circuit diagrams showing a configuration example of a memory cell in which a fifth modification of the magnetoresistive effect element of this embodiment is integrated. These show two examples of circuit configurations adopted when the magnetoresistive effect element 9d has the configurations of FIGS. 11A and 11B or FIGS. 11A and 11C.
  • FIG. 12A two MOS transistors M21 and M22 are provided for one memory cell 303. One of the source / drain of the MOS transistor M21 is connected to the ground line GND, and the other is connected to one end of the first magnetization fixed region 11a (the side opposite to the boundary with the magnetization free region 12).
  • one of the source / drain of the MOS transistor M22 is connected to the ground line GND, and the other is connected to one end of the second magnetization fixed region 11b (the side opposite to the boundary with the magnetization free region 12).
  • the gate of the MOS transistor M21 is connected to the word line WLa, and the gate of the MOS transistor M22 is connected to the word line WLb.
  • a bit line BLa is connected to the end of the magnetization free region 12 (on the opposite side to the boundary between the first magnetization fixed region 11a and the second magnetization fixed region 11b).
  • the bit line BLa is a write wiring for supplying a write current to the magnetization free layer 10.
  • a bit line BLb is connected to the magnetization fixed layer 30 that is one end of the magnetic tunnel junction (MTJ).
  • the bit line BLb is a read wiring for supplying a read current to the magnetic tunnel junction (MTJ).
  • Data write and read operations in the circuit configuration as shown in FIG. 12A will be described.
  • Data can be written according to which of the word line WLa and the word line WLb is pulled up to the “high” level and which is pulled down to the “low” level.
  • the word line WLa is set to the “low” level
  • the word line WLb is set to the “high” level
  • the bit line BLa is set to the “high” level
  • the ground line GND is set to the “low” level
  • the MOS transistor M21 is On the other hand, the MOS transistor M22 is turned “ON”.
  • a write current flows from the bit line BLa to the ground line GND through the magnetization free region 12, the second magnetization fixed region 11b, and the MOS transistor M22.
  • the word line WLb is set to “low” level
  • the word line WLa is set to “high”
  • the bit line BLa is set to “high”
  • the ground line GND is set to “low” level
  • the MOS transistor M22 is set to “OFF”.
  • the MOS transistor M21 is turned “ON”.
  • a write current flows from the bit line BLa to the ground line GND through the magnetization free region 12, the first magnetization fixed region 11a, and the MOS transistor M21. In this way, data can be written separately.
  • data can be read out by the first method described below, for example.
  • the word line WLa and the word line WLb are set to “Low”, the bit line BLb is set to “High”, and the bit line BLa is set to “Ground”.
  • the MOS transistors M21 and M22 are “OFF”, and current flows from the bit line BLb through the MTJ to the bit line BLa.
  • the resistance of the magnetic tunnel junction (MTJ) can be read, and the data of the magnetoresistive effect element can be read.
  • the information of the memory cell 303 at the intersection of the bit line BLa and the bit line BLb is read, that is, cross-point reading is performed.
  • the second method as described below may be used for reading data from the memory cell 303 shown in FIG. 12A.
  • the word line WLa is set to “high” level and the word line WLb is set to “low” level, whereby the MOS transistor M21 is turned “ON” and the MOS transistor M22 is turned “OFF”.
  • the ground line GND is set to the “low” level
  • the bit line BLb is set to the “high” level.
  • the bit line BLa is set to an appropriate potential.
  • the read current passes through the MTJ from the bit line BLb and flows to the ground line GND via the MOS transistor M21 without flowing to the bit line BLa. This can also read the resistance value of the magnetic tunnel junction (MTJ).
  • the second method selects one memory cell 303 by the MOS transistor M21, so that high-speed read is possible.
  • FIG. 12B other circuit configurations as shown in FIG. 12B may be applied.
  • the memory cell 304 of FIG. 12B is provided with three MOS transistors. Specifically, one of the source / drain of the MOS transistor M23 is connected to the end of the magnetization free region 12 (on the side opposite to the first magnetization fixed region 11a and the second magnetization fixed region 11b), and the MOS transistor M23 The other source / drain is connected to the bit line BLc. The gate of the MOS transistor M23 is connected to the word line WLc.
  • Data write and read operations in the circuit configuration as shown in FIG. 12B will be described.
  • Data can be written according to which of the first word line WLa and the word line WLb is set to the “low” level and which is set to the “high” level.
  • the word line WLa is set to the “low” level
  • the word line WLb is set to the “high” level
  • the word line WLc is set to the “high” level
  • the MOS transistor M21 is set to “OFF”
  • the MOS transistor M22 is set to “ The MOS transistor M23 is turned “ON”.
  • the bit line BLc when the bit line BLc is set to the “high” level and the ground line GND is set to the “low” level, the bit line BLc passes through the MOS transistor M23, the magnetization free region 12, the second magnetization fixed region 11b, and the MOS transistor M22. Thus, a write current flows to the ground line GND.
  • the word line WLb is set to “low” level
  • the word line WLa is set to “high”
  • the word line WLc is set to “high”
  • the MOS transistor M22 is set to “OFF” and the MOS transistor M21 is set to “ON”.
  • the MOS transistor M23 is turned “ON”.
  • bit line BLc when the bit line BLc is set to the “high” level and the ground line GND is set to the “low” level, the bit line BLc passes through the MOS transistor M23, the magnetization free region 12, the first magnetization fixed region 11a, and the MOS transistor M21. Thus, a write current flows to the ground line GND. In this way, data can be written separately.
  • data can be read out as follows, for example.
  • the word line WLa is set to the “low” level
  • the word line WLb is set to the “low” level
  • the word line WLc is set to the “high” level.
  • the MOS transistors M21 and M22 are “OFF” and the MOS transistor M23 is “ON”.
  • the bit line BLb is set to the “high” level
  • the bit line BLc is set to “low”
  • the read current passes from the bit line Blb to the MTJ and flows to the bit line BLc via the MOS transistor M23.
  • data can be read out.
  • circuit configuration and circuit operation described here are merely examples, and the magnetoresistive effect element 9d having the structure shown in FIGS. 11A and 11B can be replaced by a memory cell even when other circuit configurations and circuit settings are used. Can be integrated.
  • the magnetoresistive effect element 9d having the structure of FIG. 11B can be used in place of the magnetoresistive effect element 9 of FIG. 7A.
  • the magnetoresistive effect element 9d and the magnetoresistive effect element 8 can be simultaneously formed of the same material by the same process. That is, the MRAM 4 and the MRAM 5 can be formed by the same process, and the number of processes does not increase. As a result, the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • the magnetoresistive effect element 9d having the structure of FIG. 11C can be used in place of the magnetoresistive effect element 9a of FIG.
  • the magnetoresistive effect element 9d and the magnetoresistive effect element 8a can be simultaneously formed of the same material by the same process. That is, the MRAM 4 and the MRAM 5 can be formed by the same process, and the number of processes does not increase. As a result, the semiconductor device 1 can be manufactured at a low cost and in a short time.
  • Example of this invention and its various modifications are described above, this invention should not be limited to the above-mentioned Example and modification. Those skilled in the art will readily understand that a plurality of the above-described modified examples can be applied in combination as long as there is no contradiction.
  • the semiconductor device of the present invention can achieve both high-speed processing and large-capacity processing in the internal memory as a memory-embedded semiconductor device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Hall/Mr Elements (AREA)

Abstract

Le dispositif semi-conducteur selon l'invention comprend une première mémoire vive magnétique qui comporte une première cellule mémoire (9) et une deuxième mémoire vive magnétique contenue dans la même puce que la première mémoire vive magnétique et qui comporte une deuxième cellule mémoire (8) qui fonctionne à une vitesse supérieure à celle de la première cellule mémoire (9). La première cellule mémoire (9) constitue une MRAM de type à écriture par courant polarisé par spin. Un courant polarisé par spin est injecté dans un conducteur ferromagnétique d'un élément à effet magnétorésistif et une interaction directe entre le spin d'un électron de conduction contribuant au courant et le moment magnétique du conducteur entraîne une inversion de la magnétisation, en fonction de laquelle les données sont enregistrées. Le courant d'écriture circule à travers au moins une couche non magnétique. La seconde cellule mémoire (8) constitue une MRAM de type à écriture par champ magnétique induit par courant. Les données sont enregistrées en fonction du champ magnétique induit par un courant d'écriture.
PCT/JP2009/054137 2008-03-07 2009-03-05 Système mixte mram WO2009110537A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010501945A JP5488833B2 (ja) 2008-03-07 2009-03-05 Ｍｒａｍ混載システム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2008-058792 2008-03-07
JP2008058792 2008-03-07

Publications (1)

Publication Number Publication Date
WO2009110537A1 true WO2009110537A1 (fr) 2009-09-11

Family

ID=41056089

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2009/054137 WO2009110537A1 (fr) 2008-03-07 2009-03-05 Système mixte mram

Country Status (2)

Country Link
JP (1) JP5488833B2 (fr)
WO (1) WO2009110537A1 (fr)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015060609A (ja) * 2013-09-18 2015-03-30 株式会社東芝 磁気記憶装置及びその駆動方法
JP2015528601A (ja) * 2012-08-10 2015-09-28 クアルコム，インコーポレイテッド マルチコアプロセッサ用の調整可能なマルチティアｓｔｔ−ｍｒａｍキャッシュ
US9230629B2 (en) 2013-09-06 2016-01-05 Kabushiki Kaisha Toshiba Semiconductor storage device
JP2017050727A (ja) * 2015-09-02 2017-03-09 国立研究開発法人産業技術総合研究所 高周波発振器
JP2017059594A (ja) * 2015-09-14 2017-03-23 株式会社東芝 磁気メモリ
JP2020205329A (ja) * 2019-06-17 2020-12-24 アイシン・エィ・ダブリュ株式会社 半導体記憶装置
US11817392B2 (en) 2020-09-28 2023-11-14 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004023062A (ja) * 2002-06-20 2004-01-22 Nec Electronics Corp 半導体装置とその製造方法
WO2007020823A1 (fr) * 2005-08-15 2007-02-22 Nec Corporation Cellule de memoire magnetique, memoire a acces aleatoire magnetique et procede de lecture/d'ecriture dans la memoire a acces aleatoire magnetique
WO2007119446A1 (fr) * 2006-03-24 2007-10-25 Nec Corporation Procédé de lecture/écriture de données mram et mram
JP2008218649A (ja) * 2007-03-02 2008-09-18 Renesas Technology Corp 半導体装置およびその製造方法ならびに磁気メモリ素子

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5077732B2 (ja) * 2006-03-23 2012-11-21 日本電気株式会社 磁気メモリセル、磁気ランダムアクセスメモリ、半導体装置及び半導体装置の製造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004023062A (ja) * 2002-06-20 2004-01-22 Nec Electronics Corp 半導体装置とその製造方法
WO2007020823A1 (fr) * 2005-08-15 2007-02-22 Nec Corporation Cellule de memoire magnetique, memoire a acces aleatoire magnetique et procede de lecture/d'ecriture dans la memoire a acces aleatoire magnetique
WO2007119446A1 (fr) * 2006-03-24 2007-10-25 Nec Corporation Procédé de lecture/écriture de données mram et mram
JP2008218649A (ja) * 2007-03-02 2008-09-18 Renesas Technology Corp 半導体装置およびその製造方法ならびに磁気メモリ素子

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015528601A (ja) * 2012-08-10 2015-09-28 クアルコム，インコーポレイテッド マルチコアプロセッサ用の調整可能なマルチティアｓｔｔ−ｍｒａｍキャッシュ
US9230629B2 (en) 2013-09-06 2016-01-05 Kabushiki Kaisha Toshiba Semiconductor storage device
US9508413B2 (en) 2013-09-06 2016-11-29 Kabushiki Kaisha Toshiba Semiconductor storage device
JP2015060609A (ja) * 2013-09-18 2015-03-30 株式会社東芝 磁気記憶装置及びその駆動方法
JP2017050727A (ja) * 2015-09-02 2017-03-09 国立研究開発法人産業技術総合研究所 高周波発振器
US9916882B2 (en) 2015-09-14 2018-03-13 Kabushiki Kaisha Toshiba Magnetic memory
JP2017059594A (ja) * 2015-09-14 2017-03-23 株式会社東芝 磁気メモリ
US9985201B2 (en) 2015-09-14 2018-05-29 Kabushiki Kaisha Toshiba Magnetic memory based on spin hall effect
JP2020205329A (ja) * 2019-06-17 2020-12-24 アイシン・エィ・ダブリュ株式会社 半導体記憶装置
JP7211273B2 (ja) 2019-06-17 2023-01-24 株式会社アイシン 半導体記憶装置
US11817392B2 (en) 2020-09-28 2023-11-14 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit
US11967560B2 (en) 2020-09-28 2024-04-23 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit
TWI858230B (zh) * 2020-09-28 2024-10-11 台灣積體電路製造股份有限公司 積體電路及用於製造積體電路的方法
US12300623B2 (en) 2020-09-28 2025-05-13 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit

Also Published As

Publication number Publication date
JP5488833B2 (ja) 2014-05-14
JPWO2009110537A1 (ja) 2011-07-14

Similar Documents

Publication Publication Date Title
JP5435299B2 (ja) 半導体装置
US8711608B2 (en) Memory with separate read and write paths
CN100354972C (zh) 具有含磁隧道结的存储器单元的薄膜磁存储装置
US8514616B2 (en) Magnetic memory element and magnetic memory
JP5505312B2 (ja) 磁気メモリ素子及び磁気ランダムアクセスメモリ
US7613036B2 (en) Memory element utilizing magnetization switching caused by spin accumulation and spin RAM device using the memory element
WO2008047536A1 (fr) Cellule mémoire magnétique et mémoire vive magnétique
JP5488833B2 (ja) Ｍｒａｍ混載システム
JP5435298B2 (ja) 半導体装置
JP5472832B2 (ja) 磁気メモリ
JP2004103125A (ja) 磁気ランダムアクセスメモリ
US7859891B2 (en) Static source plane in stram
US7292468B2 (en) Magnetic random access memory
US6894919B2 (en) Magnetic random access memory
JP5754531B2 (ja) 磁気抵抗効果素子及び磁気ランダムアクセスメモリの製造方法
JP2004303837A (ja) 磁気記憶セルおよび磁気メモリデバイスならびに磁気メモリデバイスの製造方法
US7613034B2 (en) Magnetic memory and method for reading-writing information from-to magnetic storage element
JP2004265905A (ja) 磁気記憶セルおよび磁気メモリデバイスならびに磁気メモリデバイスの製造方法
JP5147972B2 (ja) 薄膜磁性体記憶装置
JPWO2009044609A1 (ja) 磁気抵抗記憶素子、磁気抵抗記憶装置及び磁気抵抗記憶装置の動作方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09716706

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2010501945

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09716706

Country of ref document: EP

Kind code of ref document: A1

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载