WO2009100698A3 - Verfahren zum niedertemperatur-drucksintern einer wärmesenkenplatte an das substrat einer elektronischen baugruppe - Google Patents
Verfahren zum niedertemperatur-drucksintern einer wärmesenkenplatte an das substrat einer elektronischen baugruppe Download PDFInfo
- Publication number
- WO2009100698A3 WO2009100698A3 PCT/DE2009/000050 DE2009000050W WO2009100698A3 WO 2009100698 A3 WO2009100698 A3 WO 2009100698A3 DE 2009000050 W DE2009000050 W DE 2009000050W WO 2009100698 A3 WO2009100698 A3 WO 2009100698A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- heat sink
- substrate
- electronic unit
- sink plate
- temperature pressure
- Prior art date
Links
- 238000005245 sintering Methods 0.000 title abstract 4
- 239000000758 substrate Substances 0.000 title abstract 4
- 238000000034 method Methods 0.000 title abstract 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 abstract 1
- 239000011159 matrix material Substances 0.000 abstract 1
- 229910052709 silver Inorganic materials 0.000 abstract 1
- 239000004332 silver Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49531—Additional leads the additional leads being a wiring board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/16—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
- H01L25/165—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
Abstract
Verfahren zum Niedertemperatur-Drucksintern wenigstens einer thermisch zu kontaktierenden und mechanisch fest verbundenen elektronischen und auf einem Substrat (4) befindlichen Baugruppe (3) mit den Schritten: Formpressen der elektronischen Baugruppe mit einer Formumhüllungsmatrix unter Freilassung einer Anschlussfläche des Substrates für eine Wärmesenken-Verbindung, Bereitstellen einer Wärmesenkenplatte (6), Aufbringen einer Sinter-Verbindungsschicht (5) auf den freigelassenen Bereich der Anschlussfläche und/oder auf den zur Kontaktierung vorgesehenen Bereich der Wärmesenkenplatte, und stoffschlüssiges Verbinden der Wärmesenkenplatte mittels Silber-Niedertemperatur-Drucksintertechnik an das Substrat der elektronischen Baugruppe im Bereich der Anschlussfläche.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009801051597A CN101952960B (zh) | 2008-02-15 | 2009-01-16 | 低温加压烧结的方法 |
EP09709504A EP2243159A2 (de) | 2008-02-15 | 2009-01-16 | Verfahren zum niedertemperatur-drucksintern |
US12/866,121 US8118211B2 (en) | 2008-02-15 | 2009-01-16 | Method for the low-temperature pressure sintering of electronic units to heat sinks |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102008009510A DE102008009510B3 (de) | 2008-02-15 | 2008-02-15 | Verfahren zum Niedertemperatur-Drucksintern |
DE102008009510.9 | 2008-02-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2009100698A2 WO2009100698A2 (de) | 2009-08-20 |
WO2009100698A3 true WO2009100698A3 (de) | 2009-12-10 |
Family
ID=40651328
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2009/000050 WO2009100698A2 (de) | 2008-02-15 | 2009-01-16 | Verfahren zum niedertemperatur-drucksintern |
Country Status (5)
Country | Link |
---|---|
US (1) | US8118211B2 (de) |
EP (1) | EP2243159A2 (de) |
CN (1) | CN101952960B (de) |
DE (1) | DE102008009510B3 (de) |
WO (1) | WO2009100698A2 (de) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5996435B2 (ja) * | 2010-11-22 | 2016-09-21 | 株式会社東芝 | 半導体モジュールおよび半導体モジュールの製造方法 |
DE102011076774A1 (de) * | 2011-05-31 | 2012-12-06 | Continental Automotive Gmbh | Baugruppe mit einem Träger und einem Kühlkörper |
DE102012208767A1 (de) * | 2011-06-17 | 2012-12-20 | Robert Bosch Gmbh | Elektronische Schaltungsanordnung mit Verlustwärme abgebenden Komponenten |
DE102011083911A1 (de) | 2011-09-30 | 2013-04-04 | Robert Bosch Gmbh | Elektronische Baugruppe mit hochtemperaturstabilem Substratgrundwerkstoff |
DE102012216401A1 (de) * | 2012-09-14 | 2014-04-10 | Powersem GmbH | Halbleiterbauelement |
US9295184B2 (en) * | 2012-12-14 | 2016-03-22 | GM Global Technology Operations LLC | Scalable and modular approach for power electronic building block design in automotive applications |
DE102013220591A1 (de) * | 2013-10-11 | 2015-04-16 | Robert Bosch Gmbh | Leistungsmodul mit Kühlkörper |
CN104867918A (zh) * | 2014-02-26 | 2015-08-26 | 西安永电电气有限责任公司 | 塑封式ipm模块及其dbc板的固定结构 |
DE102014114096A1 (de) | 2014-09-29 | 2016-03-31 | Danfoss Silicon Power Gmbh | Sinterwerkzeug für den Unterstempel einer Sintervorrichtung |
DE102014114095B4 (de) | 2014-09-29 | 2017-03-23 | Danfoss Silicon Power Gmbh | Sintervorrichtung |
DE102014114093B4 (de) | 2014-09-29 | 2017-03-23 | Danfoss Silicon Power Gmbh | Verfahren zum Niedertemperatur-Drucksintern |
DE102014114097B4 (de) | 2014-09-29 | 2017-06-01 | Danfoss Silicon Power Gmbh | Sinterwerkzeug und Verfahren zum Sintern einer elektronischen Baugruppe |
DE102016107287A1 (de) * | 2016-04-20 | 2017-11-09 | Semikron Elektronik Gmbh & Co. Kg | Leistungshalbleitereinrichtung und Verfahren zum Betrieb einer Leistungshalbleitereinrichtung |
DE102019204683A1 (de) * | 2019-04-02 | 2020-10-08 | Volkswagen Aktiengesellschaft | Verfahren und Vorrichtung zum stoffschlüssigen Verbinden mindestens eines Halbleitermoduls mit mindestens einem Gehäuseteil eines Kühlmoduls |
HUE066004T2 (hu) | 2020-05-15 | 2024-06-28 | Pink Gmbh Thermosysteme | Rendszer elektronikus szerelvények összekapcsolására |
CN114608311B (zh) * | 2022-01-24 | 2024-11-22 | 快克智能装备股份有限公司 | 烧结设备及其气氛可控的压力烧结机构 |
DE102023103638A1 (de) | 2023-02-15 | 2024-08-22 | Dr. Ing. H.C. F. Porsche Aktiengesellschaft | Kühlkörper für elektronische Leistungsmodule, Baugruppe mit einem solchen Kühlkörper sowie deren Herstellung und Verwendung |
DE102023110701B3 (de) * | 2023-04-26 | 2024-10-02 | Danfoss Silicon Power Gmbh | Befestigung eines Befestigungsobjekts an einem Basisbauteil über einen Zwischenwärmespreizer, der unter Druck auf das Befestigungsobjekt gesintert und mit dem Basisbauteil verlötet wird |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0693776A2 (de) * | 1994-07-15 | 1996-01-24 | Mitsubishi Materials Corporation | Keramik-Gehäuse mit hoher Wärmeabstrahlung |
WO2002049104A2 (de) * | 2000-12-13 | 2002-06-20 | Daimlerchrysler Ag | Leistungsmodul mit verbessertem transienten wärmewiderstand |
DE10200372A1 (de) * | 2002-01-08 | 2003-07-24 | Siemens Ag | Leistungshalbleitermodul |
DE102005061772A1 (de) * | 2005-12-23 | 2007-07-05 | Danfoss Silicon Power Gmbh | Leistungshalbleitermodul |
DE102006009159A1 (de) * | 2006-02-21 | 2007-08-23 | Curamik Electronics Gmbh | Verfahren zum Herstellen eines Verbundsubstrates sowie Verbundsubstrat |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3780795A (en) * | 1972-06-19 | 1973-12-25 | Rca Corp | Multilayer heat sink |
DE3777995D1 (de) * | 1986-12-22 | 1992-05-07 | Siemens Ag | Verfahren zur befestigung von elektronischen bauelementen auf einem substrat, folie zur durchfuehrung des verfahrens und verfahren zur herstellung der folie. |
EP0460286A3 (en) * | 1990-06-06 | 1992-02-26 | Siemens Aktiengesellschaft | Method and arrangement for bonding a semiconductor component to a substrate or for finishing a semiconductor/substrate connection by contactless pressing |
DE4233073A1 (de) * | 1992-10-01 | 1994-04-07 | Siemens Ag | Verfahren zum Herstellen eines Halbleiter-Modulaufbaus |
US5786635A (en) * | 1996-12-16 | 1998-07-28 | International Business Machines Corporation | Electronic package with compressible heatsink structure |
US6324069B1 (en) * | 1997-10-29 | 2001-11-27 | Hestia Technologies, Inc. | Chip package with molded underfill |
US6784541B2 (en) * | 2000-01-27 | 2004-08-31 | Hitachi, Ltd. | Semiconductor module and mounting method for same |
JP3526788B2 (ja) * | 1999-07-01 | 2004-05-17 | 沖電気工業株式会社 | 半導体装置の製造方法 |
JP3919398B2 (ja) * | 1999-10-27 | 2007-05-23 | 三菱電機株式会社 | 半導体モジュール |
DE10101086B4 (de) * | 2000-01-12 | 2007-11-08 | International Rectifier Corp., El Segundo | Leistungs-Moduleinheit |
DE20005746U1 (de) * | 2000-03-28 | 2000-08-03 | Danfoss Silicon Power GmbH, 24589 Nortorf | Leistungshalbleitermodul |
DE10016129A1 (de) * | 2000-03-31 | 2001-10-18 | Siemens Ag | Verfahren zum Herstellen einer wärmeleitenden Verbindung zwischen zwei Werkstücken |
JP2005109100A (ja) * | 2003-09-30 | 2005-04-21 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
DE102004019567B3 (de) * | 2004-04-22 | 2006-01-12 | Semikron Elektronik Gmbh & Co. Kg | Verfahren zur Befestigung von elektronischen Bauelementen auf einem Substrat |
US7205177B2 (en) * | 2004-07-01 | 2007-04-17 | Interuniversitair Microelektronica Centrum (Imec) | Methods of bonding two semiconductor devices |
EP1950767B1 (de) * | 2005-09-21 | 2012-08-22 | Nihon Handa Co., Ltd. | Pastenartige silberpartikelzusammensetzung, prozess zur herstellung von festem silber, festes silber, verbindungsverfahren und prozess zum herstellen einer leiterplatte |
DE102005061773B3 (de) * | 2005-12-23 | 2007-05-16 | Danfoss Silicon Power Gmbh | Verfahren zum Herstellen eines Leistungshalbleitermoduls und Leistungshalbleitermodul |
US7821130B2 (en) * | 2008-03-31 | 2010-10-26 | Infineon Technologies Ag | Module including a rough solder joint |
-
2008
- 2008-02-15 DE DE102008009510A patent/DE102008009510B3/de active Active
-
2009
- 2009-01-16 CN CN2009801051597A patent/CN101952960B/zh active Active
- 2009-01-16 WO PCT/DE2009/000050 patent/WO2009100698A2/de active Application Filing
- 2009-01-16 EP EP09709504A patent/EP2243159A2/de not_active Withdrawn
- 2009-01-16 US US12/866,121 patent/US8118211B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0693776A2 (de) * | 1994-07-15 | 1996-01-24 | Mitsubishi Materials Corporation | Keramik-Gehäuse mit hoher Wärmeabstrahlung |
WO2002049104A2 (de) * | 2000-12-13 | 2002-06-20 | Daimlerchrysler Ag | Leistungsmodul mit verbessertem transienten wärmewiderstand |
DE10200372A1 (de) * | 2002-01-08 | 2003-07-24 | Siemens Ag | Leistungshalbleitermodul |
DE102005061772A1 (de) * | 2005-12-23 | 2007-07-05 | Danfoss Silicon Power Gmbh | Leistungshalbleitermodul |
DE102006009159A1 (de) * | 2006-02-21 | 2007-08-23 | Curamik Electronics Gmbh | Verfahren zum Herstellen eines Verbundsubstrates sowie Verbundsubstrat |
Also Published As
Publication number | Publication date |
---|---|
US8118211B2 (en) | 2012-02-21 |
CN101952960A (zh) | 2011-01-19 |
CN101952960B (zh) | 2012-07-11 |
WO2009100698A2 (de) | 2009-08-20 |
DE102008009510B3 (de) | 2009-07-16 |
US20110017808A1 (en) | 2011-01-27 |
EP2243159A2 (de) | 2010-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2009100698A3 (de) | Verfahren zum niedertemperatur-drucksintern einer wärmesenkenplatte an das substrat einer elektronischen baugruppe | |
WO2007150012A3 (en) | Apparatus and method for semiconductor bonding | |
WO2008136352A1 (ja) | 半導体ウエハーの接合方法および半導体装置の製造方法 | |
WO2009001564A1 (ja) | 半導体素子の実装構造体及びその製造方法、半導体素子の実装方法、並びに加圧ツール | |
MX2009012573A (es) | Metodo para producir un dispositivo que comprende una antena transpondedora conectada a adaptadores de contacto y dispositivo que se obtiene. | |
EP3163602A3 (de) | Verfahren zum herstellen einer halbleitervorrichtung durch verbinden von silber auf einer oberfläche eines halbleiterbauelements mit silber auf einer oberfläche einer basis in luft oder in einer sauerstoffumgebung | |
WO2009085423A3 (en) | A heat sink and method of forming a heatsink using a wedge-lock system | |
TW200721410A (en) | Integrated circuit device incorporating metallurigacal bond to enhance thermal conduction to a heat sink | |
WO2008149322A3 (en) | Mount for a semiconductor light emitting device | |
WO2007039085A8 (en) | Method and device for placing thin material layers onto a relief mould | |
WO2007117829A3 (en) | Method for bonding a semiconductor substrate to a metal substrate | |
SG134187A1 (en) | Stacked wafer for 3d integration | |
WO2009154767A3 (en) | A heat-transfer structure | |
JP2009259924A5 (de) | ||
SG148987A1 (en) | Inter-connecting structure for semiconductor device package and method of the same | |
WO2006132794A3 (en) | A light-emitting device module with flip-chip configuration on a heat-dissipating substrate | |
WO2008146849A1 (ja) | 熱剥離型粘着シート | |
JP2010527509A5 (de) | ||
WO2008130493A3 (en) | Connecting microsized devices using ablative films | |
JP2001237274A5 (de) | ||
EP1842767A3 (de) | Bremsklotz einer Fahrradscheibenbremse mit Titanverstärkungsplatte | |
TW200802513A (en) | Method for manufacturing heat sink of semiconductor device | |
WO2009028596A1 (ja) | 受動素子内蔵基板、製造方法、及び半導体装置 | |
TW200721411A (en) | Solder layer, heat-dissipating substrate using the same and manufacturing method thereof | |
US20080079109A1 (en) | Thermoelectric device and method for making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980105159.7 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09709504 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009709504 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12866121 Country of ref document: US |