WO2009007003A1 - Method for recycling a substrate, laminated water fabricating method and suitable recycled donor substrate - Google Patents
Method for recycling a substrate, laminated water fabricating method and suitable recycled donor substrate Download PDFInfo
- Publication number
- WO2009007003A1 WO2009007003A1 PCT/EP2008/005107 EP2008005107W WO2009007003A1 WO 2009007003 A1 WO2009007003 A1 WO 2009007003A1 EP 2008005107 W EP2008005107 W EP 2008005107W WO 2009007003 A1 WO2009007003 A1 WO 2009007003A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- region
- removal
- layer
- edge
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 218
- 238000000034 method Methods 0.000 title claims abstract description 111
- 238000004064 recycling Methods 0.000 title claims abstract description 28
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 title description 3
- 239000000463 material Substances 0.000 claims abstract description 56
- 229910052710 silicon Inorganic materials 0.000 claims description 30
- 239000010703 silicon Substances 0.000 claims description 30
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 29
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 23
- 238000005530 etching Methods 0.000 claims description 17
- 239000012530 fluid Substances 0.000 claims description 13
- 238000005498 polishing Methods 0.000 claims description 10
- 238000001039 wet etching Methods 0.000 claims description 7
- 238000000227 grinding Methods 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 6
- 239000012212 insulator Substances 0.000 claims description 5
- 238000001312 dry etching Methods 0.000 claims description 4
- 230000001681 protective effect Effects 0.000 claims description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- 230000008569 process Effects 0.000 abstract description 41
- 239000000356 contaminant Substances 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 40
- 238000004519 manufacturing process Methods 0.000 description 20
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 10
- 239000000243 solution Substances 0.000 description 10
- 230000008901 benefit Effects 0.000 description 9
- 150000002500 ions Chemical class 0.000 description 9
- 238000011282 treatment Methods 0.000 description 8
- 230000007547 defect Effects 0.000 description 7
- 239000000126 substance Substances 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000011109 contamination Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 4
- 229910052732 germanium Inorganic materials 0.000 description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 238000007669 thermal treatment Methods 0.000 description 4
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010790 dilution Methods 0.000 description 1
- 239000012895 dilution Substances 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 229960004592 isopropanol Drugs 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02032—Preparing bulk and homogeneous wafers by reclaiming or re-processing
Definitions
- the invention relates to a recycling method for a substrate with a step-like residue on a first region of its surface, in particular along the edge of the substrate, which protrudes from the surface with respect to a remaining second region of the substrate.
- the invention also relates to a laminated wafer fabricating method during which a layer is transferred from the recycled substrate onto another substrate.
- the invention furthermore relates to a recycled donor substrate.
- the recycling of substrates plays an important role in fabrication processes during which a layer, in particular a thin layer, is transferred from one substrate, typically called the donor substrate, onto another substrate, usually called the handle substrate, to form a transferred layer-handle compound. Recycling of the remainder of the donor substrate allows the reuse of the material of the donor substrate. By doing so, the new material costs can be kept low.
- Wafer recycling is an advantage of the so-called Smart-CutTM process, which can be used as a fabrication process for silicon on insulator (SOI) type wafers.
- Figures 1a to 1f illustrate schematically such a process for an SOI wafer, however, materials other than silicon, like silicon germanium (SiGe), can also be transferred by this method onto a handle substrate.
- the donor substrate in this case is a silicon wafer 1 and the handle substrate onto which a layer from the donor substrate 1 will be transferred is a second silicon wafer 3.
- the donor substrate 1 is subjected to an oxidizing treatment to create an insulating layer 5 on, at least, the main surface of the donor substrate 1 at which attachment will occur later on ( Figure 1 b).
- Figure 1 c illustrates the step of creating a predetermined splitting area 7 inside the donor substrate 1 , which in the Smart-CutTM process is achieved by implanting atomic species 9 into the donor substrate 1 to create the predetermined splitting area 7 which is essentially parallel to the main surface of the donor substrate 1 with its insulating layer 5.
- the donor substrate 1 together with its insulating layer 5 and the predetermined splitting area 7 is then attached, in particular by bonding, to the second silicon wafer 3 ( Figure 1 d) and then detached by carrying out a thermal treatment (or a mechanical/chemical treatment or a combination thereof) to thereby transfer a layer 11 from the donor substrate 1 together with the insulating layer 5 onto the handle substrate 3 ( Figure 1e).
- a thermal treatment or a mechanical/chemical treatment or a combination thereof
- Figure 1f illustrates the remainder 15 of the donor substrate 1.
- the remainder 15 of the donor substrate typically presents a step-like residue along its edge, forming a collar or corona like structure 17 which is the result of an absence of attachment at the edge of wafers 1 and 3 during the bonding process. This is attributed to the edge roll off of the wafer, due to which the two wafers do not touch each other. Thus during detachment the part of the surface of the donor substrate 1 which is attached to the handle substrate 3 is transferred, whereas the edge portion 17 remains with the remainder 15 of the donor substrate 1.
- JP 11297583A proposes polishing of the remainder to remove the step on the periphery and a subsequent finish polishing of the entire surface.
- US 7,022,586 B2 proposes to remove the step by various methods like the application of a laser beam, a jet stream of water, air or another fluid, by application of a shock wave or by bombarding the step- like residue with ions. Following the removal of the residue, the entire surface is polished.
- US 2006/0115986 A1 discloses a selective removal of the residue by exposing the residue to an etchant while the circular recess itself is masked by a spin-on- glass. Alternatively a grinding process is proposed during which more pressure is applied to the circumferential portions where the residue is located than to the centre of the wafer.
- US 6,596,610 B1 discloses a method of etching or heat treating the remainder of the wafer such that in case of a chamfered edge of the substrate all regions of the residue lying above the ion implanted zone are removed prior to reuse of the wafer in a subsequent fabrication run. It was, however, observed that whenever recycled donor substrates were reused in the Smart-CutTM process the surface of the donor substrate was contaminated following chemical or thermal treatment steps.
- the method according to the invention does not stop at the modified zone, but removes more material in the region of the step-like residue. This has the advantage that a contamination of the recycled donor substrate by remaining contaminating regions close to the implanted zone and which show defects which can contaminate the surface of the recycled donor substrate due to an uncontrolled detachment during subsequent thermal or chemical treatments, is greatly reduced.
- the removal can be carried out such that the surface of the first region of the substrate after removal lies lower by at least 1 ⁇ m, preferably at least 2 ⁇ m, in particular 5 ⁇ m, even more in particular 10 ⁇ m, than the level of the modified zone prior to the removal. It appears that most of the contaminating regions are removed from the remainder of a substrate when a material volume with such a thickness is removed in the first region.
- the removal can be carried out only in the first region.
- the method for recycling a substrate can comprise an additional material removal step, in case the substrate had already been subjected to at least a first recycling run and in which the first region of that substrate comprises a second modified zone, in particular a second ion implanted zone.
- the additional material removing step is carried out such that material from the first region of the substrate is removed such that, after removal, the surface of the substrate in the first region is again lying lower than the level of the second modified zone.
- the removal can be carried out such that the surface of the first region of the substrate is lying lower by at least 1 ⁇ m, preferably at least 2 ⁇ m, in particular 5 ⁇ m, even more in particular 10 ⁇ m, than the level of the second modified zone prior to the removal.
- the surface of the first region of the substrate is lying lower by at least 1 ⁇ m, preferably at least 2 ⁇ m, in particular 5 ⁇ m, even more in particular 10 ⁇ m, than the level of the second modified zone prior to the removal.
- the second modified zone can extend laterally beyond the first region of the substrate into the second region of the substrate to thereby form a third region of the substrate and wherein, advantageously, the removal can be carried out such that the surface of the third region of the substrate is lying lower by at least 1 ⁇ m, preferably at least 2 ⁇ m, in particular 5 ⁇ m, than the level of the second modified zone at least in the first region prior to the removal.
- the third region can extend by at least 100 ⁇ m, in particular by at least 150 ⁇ m into the second region.
- the removal can be carried out such that, after the removal, the level of the surface in the first and third regions is at the same level.
- the removal for the first and third regions can be realized in one process step.
- the method can be repeated at least once wherein after each recycling run, the modified zone extends laterally further into the second region of the substrate.
- the region of the donor substrate from which material has not been transferred is growing, the lack of attachment between the donor and handle substrates moves more and more towards the centre of the substrate.
- the removal can be carried out by grinding.
- This method allows to selectively remove material from only a part of the substrate and is thus, well suited to carry out the inventive method.
- other methods like dry etching, wet etching or polishing may also be used.
- etching can comprise providing a mask and/or a protective fluid over or on the surface of the second region and preferably flowing radially from the centre to the edge of the second region.
- an etching solution can be provided on the side opposite the side with the step-like residue and be guided, in particular by capillarity, to the first region 21.
- Pro- viding the etching solution on the backside facilitates the practical realisation and facilitates to limit the etching to the edge region of the substrate. This is particularly effective in combination with the mask and/or the protective fluid.
- the substrate can be a silicon (Si) 1 silicon germanium (SiGe), germanium (Ge), strained silicon or a Ill-V-type semiconductor, like GaAs, wafer.
- SiGe silicon germanium
- Ge germanium
- strained silicon silicon or a Ill-V-type semiconductor, like GaAs, wafer.
- the method is advantageous as the amount of material removed from the area at which attachment will occur is reduced. Thus, one wafer can be recycled more often.
- These materials can be used in a strained (tension or compression ) or relaxed state.
- the substrate can comprise an Si wafer, a buffer layer, in particular a graded SiGe buffer layer, and an SiGe layer.
- the substrate can furthermore comprise a strained- Si layer, at least in the protruding step-like residue.
- a strained- Si layer at least in the protruding step-like residue.
- the method can further comprise a step of treating the entire surface, preferably by polishing, after the step of removing material of the first region.
- defects which might be present at the surface can be removed to get the substrate ready for re-use.
- this additional step does not have to remove a lot of material. Typically, 100nm to 300nm, material removal over the entire surface are sufficient.
- the invention also relates to a laminated wafer fabricating method according to claim 17.
- An example of this method has been described above with respect to Figures 1a to 1f.
- the laminated wafer fabricating method uses substrates which were recycled like described above.
- the recycling method ensures that not only the modified zone itself is removed from the edge, but also material underlying the modified zone, the risk of contamination by dust particles originating from the above defined contaminating regions in the subsequent fabrication steps is reduced and thereby the risk of uncontrolled detachment during thermal or chemical treatments is reduced compared to prior art using recycled wafers.
- steps a) to d) of the method according to claim 17 are repeated at least once, each time using the same substrate from which during each run a layer has been transferred and which has been recycled after each run according to one of the above described recycling methods. Not only more process runs can be carried out on one substrate by applying this method, but at the same time, like previously mentioned, the risk of uncontrolled detachment is reduced in each fabrication run.
- the laminated wafer can be a strained silicon on insulator wafer or an SiGe on insulator wafer, wherein the donor substrate comprises a strained silicon layer and/or a silicon germanium layer.
- High quality silicon germanium substrates are expensive so that it is important to realize a fabrication process during which the number of reuses of the donor substrate can be maximized by at the same time reducing the risk due to previously implanted ions.
- the invention also relates to a recycled donor substrate according to claim 20.
- a donor substrate which has already served in a fabrication process like described in the introductory part of the application, the provision of the step-like surface indicates that all parts into which ions have been implanted previously, were removed in a manner which enables the fabrication of laminated wafers with a reduced risk of uncontrolled detachment.
- the surface of the first region can lie at least 2 ⁇ m, in particular 5 ⁇ m, even more in particular 10 ⁇ m lower than the surface of the second region.
- the modified zone like defined above with respect to the inventive methods lies at the same level as the surface in the second region of the substrate so that by removing at least a volume with a thickness of 2 ⁇ m in the first region, it is ensured that most of possible contaminants in that region are removed.
- the first region can extend along the edge of the substrate and over at least 300 ⁇ m, in particular at least 500 ⁇ m, more in particular at least 1000 ⁇ m, and even more in particular at least 1500 ⁇ m in the lateral direction of the surface.
- the donor substrate can be a silicon (Si) 1 strained silicon, silicon germanium (SiGe) 1 germanium (Ge) or a Ill-V-type semiconductor, like gallium arsenide (GaAs), wafer.
- these substrates are used in layer transfer processes like the above described Smart-CutTM process and therefore it is important to ensure that the risk of uncontrolled detachment is reduced.
- These materials can be used in a strained (tension or compression ) or relaxed state.
- Figures 1a to 1f illustrate a conventional layer transfer process to fabricate a laminated substrate, here a Smart-CutTM type process
- Figures 2a to 2d illustrate a first embodiment of the inventive method
- FIGS. 3a and 3b illustrate a second embodiment according to the invention
- FIGS. 4a and 4b illustrate a third embodiment of the invention
- FIGS. 5a and 5b illustrate a wet-etching process according to the invention.
- the surface of the substrate which is treated according to the invention, is on the upper side of the substrate.
- a surface lying higher than another one thus means that the thickness of the substrate in that region is larger than in the other region.
- Figures 2a and 2b illustrate a first embodiment of the inventive method for recycling a substrate.
- Figure 2a illustrates the substrate 17' prior to recycling
- Figure 2b illustrates the same substrate 17" after recycling.
- Reference numerals, which have already been used in Figures 1a to 1f, are reused again, in case the features correspond to each other.
- the substrates 17', 17" correspond to the remainder 17 of the donor substrate 1 , like disclosed in relation to Figure 1f, the corresponding description is incorporated herewith by reference.
- the substrate 1 T is a silicon wafer with a step- like residue 19 towards the edge of the substrate 17".
- the region in which the step-like residue 19 is present is defined as being the first region 21.
- the surface 23 of a recess in between the step-like residue 19 is defined as the second region 25.
- the recess is the result of the layer transfer described in combination with Figures 1a to 1f.
- Figure 2a shows a side cut view of the substrate 17'.
- the step-like residue 19 appears on the left and right hand side.
- looking from the top onto the substrate 17' one would realize that the step-like residue 19 is present along the edge of the substrate 17 and thus, represents a collar or corona-like structure.
- the first region 21 of the substrate 17 furthermore comprises a modified zone 27 essentially in a plane corresponding to the plane of the surface 23 of the second region 25 of the substrate 17' and is typically slightly chamfered downwards towards the edge of the substrate, which is due to the edge roll off of the substrate.
- the modified zone 27, represented with dotted lines, is an area in the first region 21 of the substrate 17 at which, during the layer transfer process, the Smart-CutTM process, ions, in particular hydrogen and/or rare gas ions, have been implanted.
- the modified zone essentially corresponds to the predetermined splitting area 7 described above.
- the step-like residue 19 is slightly chamfered towards the edge which, like already explained above, was the reason why in this region attachment between the handle substrate 3 and the donor substrate 1 did not occur, so that during ion implantation ( Figure 1c) also the modified zone 27 becomes slightly chamfered towards the edge.
- the edge roll off can have a height of typically several hundred ⁇ m and can even be as large as half the wafer thickness.
- the step-like residue 19 actually comprises two layers, namely a silicon layer 19a and a silicon dioxide layer 19b, corresponding to the transferred layer 11 and the insulating layer 5 like described above with respect to Figures 1a and 1f. Therefore the height of the step-like residue 19 at the intersection between the first region 21 and the second region 25 typically corresponds to the thickness of the transferred layer 11 and the insu- lating layer 5 which have been transferred from the substrate 17 onto the handle substrate 3.
- a step-like residue has a thickness of about 200 nm, however, depending on the laminated wafer fabrication process and the desired end structure, this thickness might vary but typically remains in a range of 50 nm to 1800 nm.
- the first region 21 has a width w of at least 300 ⁇ m, in particular at least 500 ⁇ m, more in particular at least 1000 ⁇ m, and even more in particular at least 1500 ⁇ m.
- a recycling process is realised during which a material removal process step is carried out to remove the step-like residue 19.
- the material removal is a grinding process, which has the advantage that grinding is efficient, fast, independent of the materials to be ground and does not need any protection of the front face of the donor, but other material removal processes like wet and dry etching could be applied.
- the etching process has the advantage that the residuals of implanted zones on the extreme lateral edge of the donor are easily removed. Moreover, dry etching is also very precise.
- the etchant solution 61 is applied via the backside 67.
- the etching solution 61 reaches region 21 and material removal limited to this region can be achieved.
- the mask 63 is configured such that close to the transition between region 25 and 21 , in particular within at most 1 to 2 ⁇ m towards the transition between regions 25 and 21 , the mask 63 can come into contact with the surface 23 of the second region. Thus an attack of the surface 23 of the second region 25 by the etching solution can effectively be prevented.
- a protective fluid 71 is provided which sweeps over the surface 23 to protect from the etching solution 61.
- the fluid 71 is typically provided in the centre region and the flows towards the edge of the substrate 17'. It can be removed from the surface 23 via bores 73 (dotted lines) close to the transition between regions 25 and 21.
- bores 73 dotted lines
- Optimized results with respect to the depth of etching can be achieved by controlling the various possible process parameters.
- the choice of the fluid 71 is important.
- the fluid 71 can be a liquid, e.g. diluted water (DIW) , or a gas, e.g. Nitrogen, Argon, isopropylalcohol, IPA or any mixture thereof.
- DIW diluted water
- the flow of fluids 61 and 71 is chosen to be in a range from about 100 up to 5000sccm.
- the rotational speed of substrate 17' can play a role and is chosen between 100 up to 3000 rpm.
- the process time itself itself plays an important role and can be used to control the process.
- Figure 5b illustrates the result of the wet etching process shown in Figure 5a. Dotted lines indicate the situation before etching (thus like in Figure 5a), whereas the plain lines illustrate the substrate 17", thus after etching. Material has been removed in a region 21' which corresponds to region 21 or is slightly, in particular by 1 ⁇ m up to 2 ⁇ m, larger (like illustrated) than region 21.
- the lateral extend J" depends on where the mask 63 is in contact with surface 23 but also on the fluids used. Whereas in the case of gaseous fluids the lateral extend I of region 21' is essentially determined by the mask, the lateral extend can be changed by using a liquid fluid.
- the lateral extend J" is shorter than in case of the gaseous fluid. Furthermore process time, typically from 5 to 15 min, can be used to control the height ,,h" of removed material.
- process time typically from 5 to 15 min.
- the material removal does not stop at the level of the modified zone 27, but continues to remove more material so that, after removal the surface 31 of the substrate 17" in the first region 21 is lying lower than the level of the modified zone 27 before the material removal in substrate 17'.
- the substrate 17" still has a step-like surface structure, however, now with an inverted situation in which the surface 23 of the second region 25 lies above the surface 31 of the first region 21.
- the removal is carried out such that the surface 31 of the first region 21 of the substrate 17" is at least 1 ⁇ m, preferably at least 2 ⁇ m, in particular 10 ⁇ m lower than the level of the modified zone 27 prior to the removal.
- the material removal has only been carried out in the first region 21 which brings the advantage that the thickness of the substrate 17" in the second region 25 is not reduced, thus the number of reuses of the donor substrate 17" can be optimized.
- the method according to the first embodiment has the advantage that during subsequent uses of the substrate in a laminated wafer fabrication process as described with respect to Figures 1a to 1f, the risk of an uncontrolled detachment during a thermal or chemical treatment can be reduced. This is attributed to the fact that by removing more material from the first region compared to the prior art, the risk of contamination from contaminating regions in the first region which are attributed to regions with defects close to the modified zone and which might pollute the donor substrate during subsequent thermal and/or chemical treatments can be reduced.
- Figures 3a and 3b illustrate a second embodiment of the inventive method for recycling a substrate.
- Figure 3a illustrates a substrate 17'" which has been achieved by using sub- strate 17" illustrated in Figure 2b as donor substrate 1 in the laminated wafer fabrication process as described with respect to Figures 1a to 1f.
- Reference numerals, which have already been used in Figures 1a to 1f, are reused again, in case the features correspond to each other.
- Substrate 17"' comprises the first region 21 with its low-lying surface 31.
- the thickness d of substrate 17'" essentially corresponds to the thickness d in the first region 21 of the substrate 17" shown in Figure 2b, as no material transfer occurred in the first region 21 which is due to the low lying surface 31.
- no attachment occurred with the handle substrate 3 (in the step illustrated in figure 1d).
- the substrate 17'" comprises a third region 33 with a second step-like residue 35 corresponding to the edge region of substrate 17" which, in addition to the first region 21, could not attach to the handle substrate 3 during the process step illustrated in Figure 1d. This lack of attachment is typically attributed to an edge roll off, being the result of previous surface treatment steps.
- the dotted lines present in the first and third regions 21, 33 illustrate a second modified zone 37 essentially corresponding to the region with implanted ions, which were previously implanted during the predetermined splitting area formation step of the laminated wafer fabricating process illustrated in Figure 1 b.
- the second step-like residue 35 has a width w2 of at least 100 ⁇ m, in particular about 150 ⁇ m, and a height corresponding to the thickness of the transferred layer 11 and the insulating layer 5, thus about 200 nm.
- the step-like residue 35 comprises two layers, a silicon layer 35a and an insulating layer, here silicon dioxide, 35b just like also illustrated in Figure 2a concerning the first embodiment.
- Figure 3b now illustrates the result of a second supplementary material removal process step, similar to the first one, during which material is removed from the first and third regions 21 , 33 such that, after removal, the surfaces 39 and 41 in the first and third regions 21 , 33 respectively, lie lower than the level of the second modified zone 37 prior to material removal.
- surfaces 39 and 41 are on the same level, however, they could be at different heights as long as the levels are below the level of the second modified zone 37, so that, like in the first embodiment, enough material has been removed in the first and third regions 39, 41 to reduce the risk of uncontrolled detachment, as contaminating regions linked to defects in regions close to the implanted zone in the second modified zone 37 in subsequent laminated wafer fabrication runs are essentially removed.
- the material removal is carried out such that the surface of the first and/or third regions of the substrate 17"" is lying lower by at least 1 ⁇ m, preferably at least 2 ⁇ m, in particular 5 ⁇ m, than the level of the second modified zone 37 prior to the material removal.
- the material removal is restricted to the first and third regions so that no material removal occurs in the central zone 25' so that the number of reuses remains optimized.
- the same advantageous effect as for the first embodiment can be achieved.
- the first and second embodiments can be combined.
- the step-like residue 19 does not comprise two layers, namely a silicon layer 19a and a silicon dioxide layer 19b, but only a silicon layer 19a. This situation may occur when the insulating layer 5 is not provided on the donor substrate 1 (see Figure 1 b) but on the handle substrate 3.
- the second step-like residue 35 does not comprise two layers, the silicon layer 35a and the insulating layer 35b, but again only the silicon layer 35a, e.g. in case the insulating layer is provided on the handle substrate.
- additional process steps could be carried out during the recycling method.
- These additional process steps can comprise polishing steps to remove defects from the surface of the substrates and/or additional thermal treatments.
- polishing steps to remove defects from the surface of the substrates and/or additional thermal treatments.
- FIGS 2c, 2d, 3a and 3b illustrate surfaces 23 and 31 which are essentially in parallel.
- the material removal process could also be carried out such that the angle between surface 23 and 31 is different to zero, so that the surfaces are chamfered with respect to each other.
- the angle between surface 31 and 23 could for example go up to 45°. In this case it is ensured that the modified zones at the edge are removed.
- the recycled substrates 17" and 17"" are used according to the invention in laminated wafer fabrication methods, like the one described with respect to Figures 1a to 1f.
- This brings the advantage that during the laminated wafer fabrication process the risk of an uncontrolled de- lamination is reduced by essentially removing the contaminating regions close to implanted regions.
- This risk reduction counterweights the loss of material which can be transferred due to the material removal which laterally grows from recycling run to recycling run of the donor substrate. In fact, for each recycling run the width of the region in which material is removed grows by about 150 ⁇ m.
- FIGs 4a and 4b represent a third embodiment of the invention and illustrate a donor substrate 41 , 41' which has been used in a Smart-CutTM type laminated wafer fabricating process and therefore, just like the donor substrate 17' illustrated in Figure 2a, represents a step-like residue 43 in a first region 45 at the edge of the substrate 41.
- a silicon wafer serves as the donor substrate but a structure, which is used to obtain strained SOI wafers.
- Substrate 41 comprises a silicon bulk wafer 47 on which a graded silicon germanium buffer 49 is provided in which the concentration of germanium grows with the thickness of the layer to continuously change the lattice constant in the buffer layer 49.
- a silicon germanium layer with a concentration of about 20% germanium 51 is provided on the buffer layer 49, over which in turn a strained silicon layer 53 is provided. This silicon layer 53 is strained, as it is grown on a layer with a different lattice constant.
- a TEOS layer 55 is used as insulating layer 3, instead of a thermal insulating layer, like illustrated in Figure 1b.
- the substrate 41' has the structure as illustrated in Figure 4b and the step-like residue 43 which corresponds to that part of substrate 41 which has not been transferred onto a handle substrate, comprises a remaining part from the TEOS insulating layer 55, a part from the strained silicon layer 53 and a remaining small part of the silicon germanium 20% layer 51.
- a modified zone 57 comprising the implanted ions is present at a level corresponding to the recess 59.
- This substrate is then recycled just like described with respect to Figures 2a and 2b, so that also such a substrate can take advantage of the inventive method, namely that the risk of an uncontrolled detachment due to contaminants present in the modified zone 57 can be reduced.
- the invention brings the advantage that by removing the modified zone, defects are removed, which could otherwise capture Ge atoms, in case one or more layers contain Ge. Then of course once recycled and reused in a strained SOI fabrication process comprising an ion implantation step, the obtained structure undergoes a further recycling treatment with the supplementary material removal step, as illustrated in Figures 3a and 3b.
- the invention could also be applied to a substrate which terminates with the silicon germanium 20% layer and over which the insulating layer 5 can be directly provided (see Figure 1b).
- the insulating layer 55 could be provided on the handle substrate 3 instead of on the strained silicon layer 53 itself.
- the SiGe layer 51 is sufficiently thick such that after detachment of the strained silicon layer 53 there is no need for regrowing the SiGe layer to its initial thickness, but it will be sufficient to grow a new strained Si layer on the remaining SiGe layer 51 so that the donor substrate can be reused.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020097024059A KR101487371B1 (en) | 2007-07-11 | 2008-06-24 | METHOD FOR RECYCLING SUBSTRATE, METHOD FOR MANUFACTURING LAMINATE WAFER, |
CN2008800213829A CN101689530B (en) | 2007-07-11 | 2008-06-24 | Method for recycling a substrate, laminated wafer fabricating method and suitable recycled donor substrate |
JP2010515370A JP5099859B2 (en) | 2007-07-11 | 2008-06-24 | Substrate recycling method, laminated wafer manufacturing method, and donor substrate subjected to appropriate recycling |
US12/663,254 US8324075B2 (en) | 2007-07-11 | 2008-06-24 | Methods for recycling substrates and fabricating laminated wafers |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07290869.2 | 2007-07-11 | ||
EP07290869A EP2015354A1 (en) | 2007-07-11 | 2007-07-11 | Method for recycling a substrate, laminated wafer fabricating method and suitable recycled donor substrate |
EP08290490.5 | 2008-05-28 | ||
EP08290490A EP2037495B1 (en) | 2007-07-11 | 2008-05-28 | Method for recycling a substrate, laminated wafer fabricating method and suitable recycled donor substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009007003A1 true WO2009007003A1 (en) | 2009-01-15 |
Family
ID=39865399
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2008/005107 WO2009007003A1 (en) | 2007-07-11 | 2008-06-24 | Method for recycling a substrate, laminated water fabricating method and suitable recycled donor substrate |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2009007003A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010177664A (en) * | 2009-01-29 | 2010-08-12 | Soitec Silicon On Insulator Technologies | Device for polishing boundary of semiconductor substrate |
WO2018149906A1 (en) * | 2017-02-17 | 2018-08-23 | Soitec | Masking a zone at the edge of a donor substrate during an ion implantation step |
CN112404100A (en) * | 2020-11-03 | 2021-02-26 | 福建晶安光电有限公司 | Recovery process of filter substrate |
TWI858047B (en) * | 2019-04-19 | 2024-10-11 | 日商東京威力科創股份有限公司 | Processing device and processing method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1059663A2 (en) * | 1999-06-08 | 2000-12-13 | Canon Kabushiki Kaisha | Process for producing a semiconductor thin film with a bonding and separating steps, solar cell fabrication and anodizing apparatus |
FR2852445A1 (en) * | 2003-03-14 | 2004-09-17 | Soitec Silicon On Insulator | Transferring a layer of monocrystalline material from one support to another in the manufacture of microelectronic, electrooptic or optical components comprises removing a ring of material surrounding a detachable interface |
FR2888400A1 (en) * | 2005-07-08 | 2007-01-12 | Soitec Silicon On Insulator | Film producing method for e.g. optic application, involves selectively implanting atomic species via face of wafer for forming implanted zone at predefined depth, and forming protective layer in horizontal walls of step |
FR2892228A1 (en) * | 2005-10-18 | 2007-04-20 | Soitec Silicon On Insulator | METHOD FOR RECYCLING AN EPITAXY DONOR PLATE |
-
2008
- 2008-06-24 WO PCT/EP2008/005107 patent/WO2009007003A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1059663A2 (en) * | 1999-06-08 | 2000-12-13 | Canon Kabushiki Kaisha | Process for producing a semiconductor thin film with a bonding and separating steps, solar cell fabrication and anodizing apparatus |
FR2852445A1 (en) * | 2003-03-14 | 2004-09-17 | Soitec Silicon On Insulator | Transferring a layer of monocrystalline material from one support to another in the manufacture of microelectronic, electrooptic or optical components comprises removing a ring of material surrounding a detachable interface |
FR2888400A1 (en) * | 2005-07-08 | 2007-01-12 | Soitec Silicon On Insulator | Film producing method for e.g. optic application, involves selectively implanting atomic species via face of wafer for forming implanted zone at predefined depth, and forming protective layer in horizontal walls of step |
FR2892228A1 (en) * | 2005-10-18 | 2007-04-20 | Soitec Silicon On Insulator | METHOD FOR RECYCLING AN EPITAXY DONOR PLATE |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010177664A (en) * | 2009-01-29 | 2010-08-12 | Soitec Silicon On Insulator Technologies | Device for polishing boundary of semiconductor substrate |
WO2018149906A1 (en) * | 2017-02-17 | 2018-08-23 | Soitec | Masking a zone at the edge of a donor substrate during an ion implantation step |
FR3063176A1 (en) * | 2017-02-17 | 2018-08-24 | Soitec | MASKING A ZONE AT THE EDGE OF A DONOR SUBSTRATE DURING AN ION IMPLANTATION STEP |
US11189519B2 (en) | 2017-02-17 | 2021-11-30 | Soitec | Masking a zone at the edge of a donor substrate during an ion implantation step |
TWI858047B (en) * | 2019-04-19 | 2024-10-11 | 日商東京威力科創股份有限公司 | Processing device and processing method |
CN112404100A (en) * | 2020-11-03 | 2021-02-26 | 福建晶安光电有限公司 | Recovery process of filter substrate |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2037495B1 (en) | Method for recycling a substrate, laminated wafer fabricating method and suitable recycled donor substrate | |
US6146979A (en) | Pressurized microbubble thin film separation process using a reusable substrate | |
US7022586B2 (en) | Method for recycling a substrate | |
US8617962B2 (en) | Method for finishing a substrate of the semiconductor-on-insulator type | |
JP4943426B2 (en) | Method for generating coating | |
US6248649B1 (en) | Controlled cleavage process and device for patterned films using patterned implants | |
US8357587B2 (en) | Method for routing a chamfered substrate | |
WO1998052216A1 (en) | A controlled cleavage process | |
JP2007317988A (en) | Manufacturing method of bonded wafer | |
US20130295696A1 (en) | Method for transferring a layer from a donor substrate onto a handle substrate | |
KR20100138844A (en) | Regeneration processing method of semiconductor substrate and manufacturing method of SOI substrate | |
EP1667214B1 (en) | Method for cleaning a multilayer substrate and method for bonding substrates and method for producing bonded wafer | |
WO2009007003A1 (en) | Method for recycling a substrate, laminated water fabricating method and suitable recycled donor substrate | |
CN111183513A (en) | Method for manufacturing photoelectric semiconductor chip and bonding wafer used by same | |
EP1911085B1 (en) | Method of production of a film | |
US7718534B2 (en) | Planarization of a heteroepitaxial layer | |
US20050124137A1 (en) | Semiconductor substrate and manufacturing method therefor | |
WO2011018780A1 (en) | A process for manufacturing a hybrid substrate | |
US20060194442A1 (en) | Procede method for cleaning a semiconductor | |
US6413834B1 (en) | Methods for etching silicon dioxide; and methods for forming isolation regions | |
KR101187341B1 (en) | Gallium nitride substrate and its processing method | |
WO2004100233A1 (en) | Semiconductor substrate and manufacturing method therefor | |
KR980011747A (en) | Processing method of multi-layered wafer edge | |
JP2001217221A (en) | Silicon wafer for semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880021382.9 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08801477 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010515370 Country of ref document: JP |
|
ENP | Entry into the national phase |
Ref document number: 20097024059 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12663254 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08801477 Country of ref document: EP Kind code of ref document: A1 |