+

WO2008136332A1 - メモリアクセス制御装置 - Google Patents

メモリアクセス制御装置 Download PDF

Info

Publication number
WO2008136332A1
WO2008136332A1 PCT/JP2008/057884 JP2008057884W WO2008136332A1 WO 2008136332 A1 WO2008136332 A1 WO 2008136332A1 JP 2008057884 W JP2008057884 W JP 2008057884W WO 2008136332 A1 WO2008136332 A1 WO 2008136332A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory
arbiter
access
memory access
control device
Prior art date
Application number
PCT/JP2008/057884
Other languages
English (en)
French (fr)
Inventor
Tetsuro Takizawa
Original Assignee
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corporation filed Critical Nec Corporation
Priority to US12/595,661 priority Critical patent/US20100082877A1/en
Priority to CN2008800135656A priority patent/CN101669096B/zh
Priority to EP08740811A priority patent/EP2141600B1/en
Publication of WO2008136332A1 publication Critical patent/WO2008136332A1/ja

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)

Abstract

　本発明は、ユニファイドメモリアーキテクチャやマルチプロセッサのシステムにおいて、特定のメモリマスタからのアクセスのメモリアクセスレイテンシを低減することが可能なメモリアクセス制御装置を提供する。複数のメモリマスタ１１～１４からのアクセス要求を受け調停を行うアービタ２０とサブアービタ３０と、メモリコントローラ４０と、複数のバンクからなるメモリ５０を備え、アービタ２０により許可され現在実行中のアクセス要求で使用されるメモリのバンクと、サブアービタ３０によるアクセス要求がアクセスしようとするメモリのバンクが異なり、アービタ２０により許可され現在実行中のアクセス要求の種類と前記サブアービタが行おうとするメモリアクセスの種類が同一の場合にアクセス効率が低下しないと判断し、アービタ２０によるメモリアクセスを中断し、サブアービタ３０によるメモリアクセスを割り込ませる（図１）。
PCT/JP2008/057884 2007-04-26 2008-04-24 メモリアクセス制御装置 WO2008136332A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/595,661 US20100082877A1 (en) 2007-04-26 2008-04-24 Memory access control apparatus
CN2008800135656A CN101669096B (zh) 2007-04-26 2008-04-24 存储器访问控制装置
EP08740811A EP2141600B1 (en) 2007-04-26 2008-04-24 Memory access control device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-117318 2007-04-26
JP2007117318A JP4715801B2 (ja) 2007-04-26 2007-04-26 メモリアクセス制御装置

Publications (1)

Publication Number Publication Date
WO2008136332A1 true WO2008136332A1 (ja) 2008-11-13

Family

ID=39943443

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/057884 WO2008136332A1 (ja) 2007-04-26 2008-04-24 メモリアクセス制御装置

Country Status (5)

Country Link
US (1) US20100082877A1 (ja)
EP (1) EP2141600B1 (ja)
JP (1) JP4715801B2 (ja)
CN (1) CN101669096B (ja)
WO (1) WO2008136332A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021060726A (ja) * 2019-10-04 2021-04-15 キヤノン株式会社 データ処理システムおよびデータ処理システムの制御方法

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5125890B2 (ja) * 2008-08-28 2013-01-23 富士通セミコンダクター株式会社 調停装置及び電子機器
US8244987B2 (en) 2008-12-04 2012-08-14 Electronics And Telecommunications Research Institute Memory access device including multiple processors
US20110246688A1 (en) * 2010-04-01 2011-10-06 Irwin Vaz Memory arbitration to ensure low latency for high priority memory requests
JP5776022B2 (ja) * 2011-04-13 2015-09-09 パナソニックＩｐマネジメント株式会社 制御装置
CN102609378B (zh) * 2012-01-18 2016-03-30 中国科学院计算技术研究所 一种消息式内存访问装置及其访问方法
JP2013196321A (ja) * 2012-03-19 2013-09-30 Pfu Ltd 電子回路及び調停方法
CN103902472B (zh) 2012-12-28 2018-04-20 华为技术有限公司 基于内存芯片互连的内存访问处理方法、内存芯片及系统
KR20150093004A (ko) * 2014-02-06 2015-08-17 삼성전자주식회사 불휘발성 저장 장치의 동작 방법 및 불휘발성 저장 장치를 액세스하는 컴퓨팅 장치의 동작 방법
CN106339329B (zh) * 2015-12-04 2019-09-13 深圳开阳电子股份有限公司 控制多请求源访问存储器的方法、控制器和视频处理装置
CN105824768B (zh) * 2016-03-15 2018-09-07 杭州中天微系统有限公司 一种支持多层中断优先级控制的矢量中断控制器
CN113051195A (zh) * 2021-03-02 2021-06-29 长沙景嘉微电子股份有限公司 存储器、gpu及电子设备

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59225426A (ja) 1983-06-06 1984-12-18 Nec Corp 入出力制御装置
JP2001135079A (ja) 1999-11-04 2001-05-18 Ricoh Co Ltd メモリ制御装置
JP2001175530A (ja) * 1999-12-22 2001-06-29 Nec Ic Microcomput Syst Ltd メモリアクセス調停装置およびメモリアクセス調停方法
JP2002007203A (ja) * 2000-06-19 2002-01-11 Brother Ind Ltd メモリアクセス制御装置および記憶媒体
JP2002123420A (ja) 2000-10-13 2002-04-26 Matsushita Electric Ind Co Ltd メモリアクセス装置
JP2005316609A (ja) 2004-04-27 2005-11-10 Sony Corp バス調停装置およびバス調停方法
WO2007004696A1 (ja) * 2005-07-06 2007-01-11 Matsushita Electric Industrial Co., Ltd. アクセス制御装置、アクセス制御集積回路、及びアクセス制御方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6119196A (en) * 1997-06-30 2000-09-12 Sun Microsystems, Inc. System having multiple arbitrating levels for arbitrating access to a shared memory by network ports operating at different data rates
JP2001356961A (ja) * 2000-06-13 2001-12-26 Nec Corp 調停装置
JP2003030042A (ja) * 2001-07-11 2003-01-31 Fujitsu Ten Ltd 複数コア付マイクロコンピュータ装置
JP4209648B2 (ja) * 2002-09-05 2009-01-14 パナソニック株式会社 メモリ装置
CN100432958C (zh) * 2003-01-27 2008-11-12 松下电器产业株式会社 存储器控制装置
KR100585116B1 (ko) * 2003-12-13 2006-06-01 삼성전자주식회사 멀티 뱅크 메모리의 억세스 효율을 개선한 아비터, 이를구비한 메모리 억세스 중재 시스템 및 그 방법
US7716387B2 (en) * 2005-07-14 2010-05-11 Canon Kabushiki Kaisha Memory control apparatus and method
US7603503B1 (en) * 2006-09-18 2009-10-13 Nvidia Corporation Efficiency based arbiter

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59225426A (ja) 1983-06-06 1984-12-18 Nec Corp 入出力制御装置
JP2001135079A (ja) 1999-11-04 2001-05-18 Ricoh Co Ltd メモリ制御装置
JP2001175530A (ja) * 1999-12-22 2001-06-29 Nec Ic Microcomput Syst Ltd メモリアクセス調停装置およびメモリアクセス調停方法
JP2002007203A (ja) * 2000-06-19 2002-01-11 Brother Ind Ltd メモリアクセス制御装置および記憶媒体
JP2002123420A (ja) 2000-10-13 2002-04-26 Matsushita Electric Ind Co Ltd メモリアクセス装置
JP2005316609A (ja) 2004-04-27 2005-11-10 Sony Corp バス調停装置およびバス調停方法
WO2007004696A1 (ja) * 2005-07-06 2007-01-11 Matsushita Electric Industrial Co., Ltd. アクセス制御装置、アクセス制御集積回路、及びアクセス制御方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2141600A4 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021060726A (ja) * 2019-10-04 2021-04-15 キヤノン株式会社 データ処理システムおよびデータ処理システムの制御方法
JP7419010B2 (ja) 2019-10-04 2024-01-22 キヤノン株式会社 データ処理システムおよびデータ処理システムの制御方法

Also Published As

Publication number Publication date
EP2141600A4 (en) 2011-03-16
EP2141600B1 (en) 2013-01-30
US20100082877A1 (en) 2010-04-01
CN101669096B (zh) 2013-03-27
JP2008276391A (ja) 2008-11-13
JP4715801B2 (ja) 2011-07-06
CN101669096A (zh) 2010-03-10
EP2141600A1 (en) 2010-01-06

Similar Documents

Publication Publication Date Title
WO2008136332A1 (ja) メモリアクセス制御装置
Asghari-Moghaddam et al. Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems
WO2010141225A3 (en) Control of page access in memory
JP2010532905A5 (ja)
JP5956089B2 (ja) 開放されたロウの好適する数をもつメモリ装置
JP2011022998A5 (ja)
WO2005114669A3 (en) System and method for improving performance in computer memory systems supporting multiple memory access latencies
WO2009009719A3 (en) Methods and systems for providing a level of access to a computing device
WO2006113087A3 (en) Data storage system having memory controller with embedded cpu
WO2008086488A3 (en) Adaptive memory system for enhancing the performance of an external computing device
ATE491993T1 (de) Flusssteuerungsverfahren für verbesserten datentransfer via schaltmatrix
WO2007106698A3 (en) Efficient execution of memory barrier bus commands
TW200712888A (en) Arbitration for memory device with commands
WO2009143381A3 (en) Use of rdma to access non-volatile solid-state memory in a network storage system
WO2005020067A3 (en) Multi-core multi-thread processor
WO2006078002A3 (en) Method and apparatus for providing synchronization of shared data
TWI365375B (en) Storage controller which writes retrived data directly to a memory,method and system of processing read request with the storage controller
WO2011068614A3 (en) Controller device coprocessor architecture
DE60323151D1 (de) Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller
CN108139994A (zh) 内存访问方法及内存控制器
JP2012150583A5 (ja)
WO2006073204A3 (en) Methods and apparatus for list transfers using dma transfers in a multi-processor system
WO2013192633A3 (en) Virtual memory module
WO2010056003A3 (ko) 메모리 뱅크로의 접근을 제어하는 고체 상태 디스크를 위한 컨트롤러
WO2013088283A3 (en) Memory sharing by processors

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880013565.6

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08740811

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12595661

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2008740811

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载