+

WO2008117798A1 - 窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置 - Google Patents

窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置 Download PDF

Info

Publication number
WO2008117798A1
WO2008117798A1 PCT/JP2008/055569 JP2008055569W WO2008117798A1 WO 2008117798 A1 WO2008117798 A1 WO 2008117798A1 JP 2008055569 W JP2008055569 W JP 2008055569W WO 2008117798 A1 WO2008117798 A1 WO 2008117798A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory device
semiconductor memory
nonvolatile semiconductor
processing apparatus
nitride film
Prior art date
Application number
PCT/JP2008/055569
Other languages
English (en)
French (fr)
Inventor
Masayuki Kohno
Tatsuo Nishita
Toshio Nakanishi
Yoshihiro Hirota
Original Assignee
Tokyo Electron Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Limited filed Critical Tokyo Electron Limited
Priority to JP2009506343A priority Critical patent/JPWO2008117798A1/ja
Priority to US12/532,743 priority patent/US8318614B2/en
Priority to CN2008800101787A priority patent/CN101652843B/zh
Publication of WO2008117798A1 publication Critical patent/WO2008117798A1/ja

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34Nitrides
    • C23C16/345Silicon nitride
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/50Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges
    • C23C16/511Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using microwave discharges
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28202Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/318Inorganic layers composed of nitrides
    • H01L21/3185Inorganic layers composed of nitrides of siliconnitrides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/69IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/031Manufacture or treatment of data-storage electrodes
    • H10D64/037Manufacture or treatment of data-storage electrodes comprising charge-trapping insulators
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Inorganic Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical Vapour Deposition (AREA)
  • Non-Volatile Memory (AREA)
  • Formation Of Insulating Films (AREA)
  • Semiconductor Memories (AREA)

Abstract

複数の孔を有する平面アンテナ31によりチャンバー1内にマイクロ波を導入するプラズマ処理装置100を用い、チャンバー1内に窒素含有化合物と珪素含有化合物とを含む原料ガスを導入してマイクロ波によりプラズマを発生させ、該プラズマにより被処理体の表面に窒化珪素膜を堆積させる。このプラズマCVD工程の条件を調節することによって、窒化珪素膜のトラップ密度の大きさを制御する。
PCT/JP2008/055569 2007-03-26 2008-03-25 窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置 WO2008117798A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2009506343A JPWO2008117798A1 (ja) 2007-03-26 2008-03-25 窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置
US12/532,743 US8318614B2 (en) 2007-03-26 2008-03-25 Method for forming silicon nitride film, method for manufacturing nonvolatile semiconductor memory device, nonvolatile semiconductor memory device and plasma apparatus
CN2008800101787A CN101652843B (zh) 2007-03-26 2008-03-25 氮化硅膜的形成方法、非易失性半导体存储装置的制造方法、非易失性半导体存储装置和等离子体处理装置

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2007079851 2007-03-26
JP2007-079851 2007-03-26
JP2007254272 2007-09-28
JP2007-254272 2007-09-28

Publications (1)

Publication Number Publication Date
WO2008117798A1 true WO2008117798A1 (ja) 2008-10-02

Family

ID=39788532

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/055569 WO2008117798A1 (ja) 2007-03-26 2008-03-25 窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置

Country Status (6)

Country Link
US (1) US8318614B2 (ja)
JP (1) JPWO2008117798A1 (ja)
KR (1) KR20100014557A (ja)
CN (1) CN101652843B (ja)
TW (1) TW200903643A (ja)
WO (1) WO2008117798A1 (ja)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009123335A1 (ja) * 2008-03-31 2009-10-08 東京エレクトロン株式会社 Mos型半導体メモリ装置の製造方法およびプラズマcvd装置
JP2011508434A (ja) * 2007-12-21 2011-03-10 アプライド マテリアルズ インコーポレイテッド 低ウェットエッチング速度の窒化シリコン膜
JP2012506640A (ja) * 2008-10-21 2012-03-15 アプライド マテリアルズ インコーポレイテッド 窒化シリコン電荷トラップ層を有する不揮発性メモリ
JP2014067909A (ja) * 2012-09-26 2014-04-17 Toshiba Corp 半導体装置
JP2015512567A (ja) * 2012-03-29 2015-04-27 サイプレス セミコンダクター コーポレーション ロジックcmosフローへのono統合の方法
JP2015517211A (ja) * 2012-03-27 2015-06-18 サイプレス セミコンダクター コーポレーション 分割窒化物メモリ層を有するsonos積層体

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200511430A (en) * 2003-05-29 2005-03-16 Tokyo Electron Ltd Plasma processing apparatus and plasma processing method
JP5261291B2 (ja) * 2009-06-01 2013-08-14 東京エレクトロン株式会社 処理方法および記憶媒体
JP5473962B2 (ja) 2011-02-22 2014-04-16 東京エレクトロン株式会社 パターン形成方法及び半導体装置の製造方法
US9157730B2 (en) * 2012-10-26 2015-10-13 Applied Materials, Inc. PECVD process
JP6742165B2 (ja) * 2016-06-14 2020-08-19 東京エレクトロン株式会社 窒化珪素膜の処理方法および窒化珪素膜の形成方法
CN106449682B (zh) * 2016-10-10 2019-04-05 上海华力微电子有限公司 一种降低背照式cmos图像传感器白像素的方法
US10312475B2 (en) 2017-05-15 2019-06-04 Applied Materials, Inc. CVD thin film stress control method for display application
CN108417481B (zh) * 2018-03-22 2021-02-23 京东方科技集团股份有限公司 氮化硅介电层的处理方法、薄膜晶体管和显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH039571A (ja) * 1989-06-07 1991-01-17 Hitachi Ltd 半導体集積回路装置の製造方法およびそれによって得られる半導体集積回路装置
JP2002217317A (ja) * 2001-01-16 2002-08-02 Sony Corp 不揮発性半導体記憶装置およびその製造方法
JP2004247581A (ja) * 2003-02-14 2004-09-02 Sony Corp 不揮発性半導体記録装置およびその製造方法
JP2005354041A (ja) * 2004-05-11 2005-12-22 Tokyo Electron Ltd 基板の処理方法及び電子装置
JP2006196643A (ja) * 2005-01-13 2006-07-27 Renesas Technology Corp 不揮発性半導体記憶装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05145078A (ja) 1991-11-22 1993-06-11 Kawasaki Steel Corp 半導体不揮発性記憶素子とその製造方法
KR100745495B1 (ko) * 1999-03-10 2007-08-03 동경 엘렉트론 주식회사 반도체 제조방법 및 반도체 제조장치
KR100877736B1 (ko) * 2001-08-14 2009-01-12 소니 가부시끼 가이샤 플라즈마 표시장치 및 그 제조방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH039571A (ja) * 1989-06-07 1991-01-17 Hitachi Ltd 半導体集積回路装置の製造方法およびそれによって得られる半導体集積回路装置
JP2002217317A (ja) * 2001-01-16 2002-08-02 Sony Corp 不揮発性半導体記憶装置およびその製造方法
JP2004247581A (ja) * 2003-02-14 2004-09-02 Sony Corp 不揮発性半導体記録装置およびその製造方法
JP2005354041A (ja) * 2004-05-11 2005-12-22 Tokyo Electron Ltd 基板の処理方法及び電子装置
JP2006196643A (ja) * 2005-01-13 2006-07-27 Renesas Technology Corp 不揮発性半導体記憶装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011508434A (ja) * 2007-12-21 2011-03-10 アプライド マテリアルズ インコーポレイテッド 低ウェットエッチング速度の窒化シリコン膜
WO2009123335A1 (ja) * 2008-03-31 2009-10-08 東京エレクトロン株式会社 Mos型半導体メモリ装置の製造方法およびプラズマcvd装置
JP2012506640A (ja) * 2008-10-21 2012-03-15 アプライド マテリアルズ インコーポレイテッド 窒化シリコン電荷トラップ層を有する不揮発性メモリ
JP2015517211A (ja) * 2012-03-27 2015-06-18 サイプレス セミコンダクター コーポレーション 分割窒化物メモリ層を有するsonos積層体
JP2015512567A (ja) * 2012-03-29 2015-04-27 サイプレス セミコンダクター コーポレーション ロジックcmosフローへのono統合の方法
JP2014067909A (ja) * 2012-09-26 2014-04-17 Toshiba Corp 半導体装置
US9178052B2 (en) 2012-09-26 2015-11-03 Kabushiki Kaisha Toshiba Semiconductor device
US9741798B2 (en) 2012-09-26 2017-08-22 Kabushiki Kaisha Toshiba Semiconductor device

Also Published As

Publication number Publication date
KR20100014557A (ko) 2010-02-10
CN101652843A (zh) 2010-02-17
US8318614B2 (en) 2012-11-27
TW200903643A (en) 2009-01-16
CN101652843B (zh) 2011-07-20
JPWO2008117798A1 (ja) 2010-07-15
US20100052040A1 (en) 2010-03-04

Similar Documents

Publication Publication Date Title
WO2008117798A1 (ja) 窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置
TW200710963A (en) Method for forming silicon-containing materials during a photoexcitation deposition process
TW200641998A (en) Formation of silicon nitride film
US8337960B2 (en) Seasoning method for film-forming apparatus
WO2008127220A3 (en) Methods for in-situ generation of reactive etch and growth specie in film formation processes
TW200739725A (en) Plasma nitriding method, method for manufacturing semiconductor device and plasma processing apparatus
TW200709278A (en) Method and apparatus to control semiconductor film deposition characteristics
JP5690406B2 (ja) 3次元構造のメモリ素子を製造する方法
TW200500485A (en) CVD method and apparatus for forming silicon nitride film
WO2007109491A3 (en) Selective deposition
WO2011109266A4 (en) Method and apparatus for single step selective nitridation
JP2018503259A5 (ja)
CN102087955B (zh) 改善等离子体工艺中反应腔室内部颗粒状况的方法
TW200729339A (en) Selective etch of films with high dielectric constant with H2 addition
TW200746356A (en) Semiconductor integrated circuit device and method for manufacture thereof
TW200711033A (en) Semiconductor devices including trench isolation structures and methods of forming the same
KR20230132614A (ko) 붕소-도핑된 탄소 막들을 위한 정전 척킹 및 우수한 입자 성능을 가능하게 하기 위한 그레이딩된 인-시튜 전하 트랩핑 층들
WO2005050705A3 (en) Silicon carbide components of semiconductor substrate processing apparatuses treated to remove free-carbon
DE60326979D1 (de) Atomschichtenabscheidungsverfahren und vorrichtung
WO2008020191A3 (en) Method for anisotropically plasma etching a semiconductor wafer
US20220223411A1 (en) Methods for depositing gap-filling fluids and related systems and devices
US10006121B2 (en) Method and apparatus for manufacturing three-dimensional-structure memory device
SE0900641L (sv) Förfarande för framställning av halvledaranordning
KR101363002B1 (ko) 플라즈마를 이용한 기판처리장치 및 기판처리방법
WO2009049050A3 (en) Formation of nitrogen containing dielectric layers having an improved nitrogen distribution

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880010178.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08722779

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009506343

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 12532743

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1020097019928

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08722779

Country of ref document: EP

Kind code of ref document: A1

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载