+

WO2007111676A3 - Procédé de plaquage direct de cuivre sur une structure de substrat - Google Patents

Procédé de plaquage direct de cuivre sur une structure de substrat Download PDF

Info

Publication number
WO2007111676A3
WO2007111676A3 PCT/US2006/060072 US2006060072W WO2007111676A3 WO 2007111676 A3 WO2007111676 A3 WO 2007111676A3 US 2006060072 W US2006060072 W US 2006060072W WO 2007111676 A3 WO2007111676 A3 WO 2007111676A3
Authority
WO
WIPO (PCT)
Prior art keywords
copper
substrate
substrate surface
barrier layer
seed layer
Prior art date
Application number
PCT/US2006/060072
Other languages
English (en)
Other versions
WO2007111676A2 (fr
Inventor
Aron Rosenfeld
Hooman Hafezi
Hua Chung
John O Dukovic
Lei Zhu
Nicolay Kovarsky
Renren He
Zhi-Wen Sun
Original Assignee
Applied Materials Inc
Aron Rosenfeld
Hooman Hafezi
Hua Chung
John O Dukovic
Lei Zhu
Nicolay Kovarsky
Renren He
Zhi-Wen Sun
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/255,368 external-priority patent/US20070125657A1/en
Application filed by Applied Materials Inc, Aron Rosenfeld, Hooman Hafezi, Hua Chung, John O Dukovic, Lei Zhu, Nicolay Kovarsky, Renren He, Zhi-Wen Sun filed Critical Applied Materials Inc
Publication of WO2007111676A2 publication Critical patent/WO2007111676A2/fr
Publication of WO2007111676A3 publication Critical patent/WO2007111676A3/fr

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/34—Pretreatment of metallic surfaces to be electroplated
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D3/00—Electroplating: Baths therefor
    • C25D3/02—Electroplating: Baths therefor from solutions
    • C25D3/38—Electroplating: Baths therefor from solutions of copper
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/10—Electroplating with more than one layer of the same or of different metals
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/18—Electroplating using modulated, pulsed or reversing current
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/60—Electroplating characterised by the structure or texture of the layers
    • C25D5/615—Microstructure of the layers, e.g. mixed structure
    • C25D5/617—Crystalline layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76846—Layer combinations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H01L21/76862—Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76868—Forming or treating discontinuous thin films, e.g. repair, enhancement or reinforcement of discontinuous thin films
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Electroplating Methods And Accessories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electroplating And Plating Baths Therefor (AREA)

Abstract

L'invention concerne un procédé permettant de déposer une couche de germe de cuivre sur une surface de substrat, en général, sur une couche formant barrière. La couche formant barrière peut comprendre un métal réfractaire et/ou un métal du groupe 8, 9 ou 10. Ce procédé consiste à prétraiter cathodiquement le substrat dans une solution contenant de l'acide. Le substrat est ensuite placé dans une solution de cuivre comprenant des ions cuivre complexés, et un courant ou une polarisation est appliqué(e) sur la surface du substrat. Les ions cuivre complexés sont réduits pour déposer une couche de germe de cuivre sur la couche formant barrière. Dans un aspect de l'invention, un bain alcalin complexe est ensuite utilisé pour plaquer électrochimiquement une couche de remplissage d'intervalles sur la surface de substrat, puis on effectue un surremplissage dans le même bain. Dans dans un autre aspect de l'invention, un procédé de remplissage d'intervalles effectué par plaquage électrochimique dans un bain acide et un procédé de surremplissage suivent le procédé de dépôt de couche de germe alcalin.
PCT/US2006/060072 2005-10-21 2006-10-19 Procédé de plaquage direct de cuivre sur une structure de substrat WO2007111676A2 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US11/255,368 US20070125657A1 (en) 2003-07-08 2005-10-21 Method of direct plating of copper on a substrate structure
US11/255,368 2005-10-21
US11/373,635 US20060283716A1 (en) 2003-07-08 2006-03-09 Method of direct plating of copper on a ruthenium alloy
US11/373,635 2006-03-09

Publications (2)

Publication Number Publication Date
WO2007111676A2 WO2007111676A2 (fr) 2007-10-04
WO2007111676A3 true WO2007111676A3 (fr) 2007-12-27

Family

ID=38541573

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/060072 WO2007111676A2 (fr) 2005-10-21 2006-10-19 Procédé de plaquage direct de cuivre sur une structure de substrat

Country Status (3)

Country Link
US (2) US20060283716A1 (fr)
TW (1) TWI376433B (fr)
WO (1) WO2007111676A2 (fr)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050274621A1 (en) * 2004-06-10 2005-12-15 Zhi-Wen Sun Method of barrier layer surface treatment to enable direct copper plating on barrier metal
US7972491B2 (en) * 2004-04-15 2011-07-05 Hitachi Metals, Ltd. Method for imparting hydrogen resistance to articles
US8058164B2 (en) * 2007-06-04 2011-11-15 Lam Research Corporation Methods of fabricating electronic devices using direct copper plating
US8163400B2 (en) * 2007-07-31 2012-04-24 Nippon Mining & Metals Co., Ltd. Plated article having metal thin film formed by electroless plating, and manufacturing method thereof
US8089154B2 (en) * 2008-03-19 2012-01-03 Nippon Mining & Metals Co., Ltd. Electronic component formed with barrier-seed layer on base material
JP2010080022A (ja) * 2008-09-29 2010-04-08 Showa Denko Kk 垂直磁気記録媒体の製造方法
US20120261254A1 (en) 2011-04-15 2012-10-18 Reid Jonathan D Method and apparatus for filling interconnect structures
US8206569B2 (en) * 2009-02-04 2012-06-26 Applied Materials, Inc. Porous three dimensional copper, tin, copper-tin, copper-tin-cobalt, and copper-tin-cobalt-titanium electrodes for batteries and ultra capacitors
US20100203391A1 (en) * 2009-02-09 2010-08-12 Applied Materials, Inc. Mesoporous carbon material for energy storage
TWI469219B (zh) * 2009-02-16 2015-01-11 Nat Univ Tsing Hua 降低金屬薄膜表面粗糙度的方法
FR2949121A1 (fr) * 2009-08-12 2011-02-18 Alchimer Electrolyte et procede d''electrodeposition de cuivre sur une couche barriere, et substrat semi-conducteur obtenu par un tel procede.
US20110094888A1 (en) * 2009-10-26 2011-04-28 Headway Technologies, Inc. Rejuvenation method for ruthenium plating seed
US20140103534A1 (en) * 2012-04-26 2014-04-17 Applied Materials, Inc. Electrochemical deposition on a workpiece having high sheet resistance
US9865501B2 (en) 2013-03-06 2018-01-09 Lam Research Corporation Method and apparatus for remote plasma treatment for reducing metal oxides on a metal seed layer
US9496145B2 (en) * 2014-03-19 2016-11-15 Applied Materials, Inc. Electrochemical plating methods
US20150299886A1 (en) * 2014-04-18 2015-10-22 Lam Research Corporation Method and apparatus for preparing a substrate with a semi-noble metal layer
US9469912B2 (en) 2014-04-21 2016-10-18 Lam Research Corporation Pretreatment method for photoresist wafer processing
US9472377B2 (en) 2014-10-17 2016-10-18 Lam Research Corporation Method and apparatus for characterizing metal oxide reduction
US10648096B2 (en) 2014-12-12 2020-05-12 Infineon Technologies Ag Electrolyte, method of forming a copper layer and method of forming a chip
US10903308B2 (en) 2016-07-13 2021-01-26 Samsung Electronics Co., Ltd. Semiconductor device
CN108149292A (zh) * 2016-12-02 2018-06-12 臻鼎科技股份有限公司 铜箔基板及其制作方法
WO2018125069A1 (fr) * 2016-12-28 2018-07-05 Intel Corporation Procédés de formation de structures d'interconnexion de substrat pour une conduction de germe mince améliorée
US10443146B2 (en) 2017-03-30 2019-10-15 Lam Research Corporation Monitoring surface oxide on seed layers during electroplating
US10930511B2 (en) * 2018-03-30 2021-02-23 Lam Research Corporation Copper electrodeposition sequence for the filling of cobalt lined features
KR102275458B1 (ko) 2018-11-30 2021-07-13 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 전기화학 도금 시스템 및 사용 방법
US11342256B2 (en) 2019-01-24 2022-05-24 Applied Materials, Inc. Method of fine redistribution interconnect formation for advanced packaging applications
IT201900006740A1 (it) 2019-05-10 2020-11-10 Applied Materials Inc Procedimenti di strutturazione di substrati
IT201900006736A1 (it) 2019-05-10 2020-11-10 Applied Materials Inc Procedimenti di fabbricazione di package
US11931855B2 (en) 2019-06-17 2024-03-19 Applied Materials, Inc. Planarization methods for packaging substrates
US11862546B2 (en) * 2019-11-27 2024-01-02 Applied Materials, Inc. Package core assembly and fabrication methods
US11257790B2 (en) 2020-03-10 2022-02-22 Applied Materials, Inc. High connectivity device stacking
US11454884B2 (en) 2020-04-15 2022-09-27 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11400545B2 (en) 2020-05-11 2022-08-02 Applied Materials, Inc. Laser ablation for package fabrication
US11232951B1 (en) 2020-07-14 2022-01-25 Applied Materials, Inc. Method and apparatus for laser drilling blind vias
US11676832B2 (en) 2020-07-24 2023-06-13 Applied Materials, Inc. Laser ablation system for package fabrication
US11521937B2 (en) 2020-11-16 2022-12-06 Applied Materials, Inc. Package structures with built-in EMI shielding
US11404318B2 (en) 2020-11-20 2022-08-02 Applied Materials, Inc. Methods of forming through-silicon vias in substrates for advanced packaging
US11705365B2 (en) 2021-05-18 2023-07-18 Applied Materials, Inc. Methods of micro-via formation for advanced packaging
US20230070489A1 (en) * 2021-09-09 2023-03-09 Applied Materials, Inc. Doped tantalum-containing barrier films
US12054846B2 (en) 2021-09-15 2024-08-06 Samsung Electronics Co., Ltd. Electroplating apparatus and electroplating method
US12183684B2 (en) 2021-10-26 2024-12-31 Applied Materials, Inc. Semiconductor device packaging methods
WO2025059038A1 (fr) * 2023-09-12 2025-03-20 Lam Research Corporation Molybdène dans la métallisation de la partie logique beol

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040072419A1 (en) * 2002-01-10 2004-04-15 Rajesh Baskaran Method for applying metal features onto barrier layers using electrochemical deposition
US20050006245A1 (en) * 2003-07-08 2005-01-13 Applied Materials, Inc. Multiple-step electrodeposition process for direct copper plating on barrier metals

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4366035A (en) * 1979-04-24 1982-12-28 Engelhard Corporation Electrodeposition of gold alloys
CA1338346C (fr) * 1989-08-23 1996-05-28 Chanakya Misra Methode pour reduire la quantite de complexe ligand-metal anionique dans une solution
US4867882A (en) * 1987-11-09 1989-09-19 Aluminum Company Of America Method for reducing the amount of anionic metal ligand complex in a solution
DE3839602A1 (de) * 1988-11-24 1990-05-31 Henkel Kgaa Pastoeses, phosphatfreies waschmittel mit verringerter schaumneigung
US5200048A (en) * 1989-11-30 1993-04-06 Daido Metal Company Ltd. Electroplating apparatus for plating half bearings
JPH0781199B2 (ja) * 1989-11-30 1995-08-30 大同メタル工業株式会社 半割型すべり軸受中間製品の表面処理方法およびその装置
US5246565A (en) * 1992-05-07 1993-09-21 The United States Of America As Represented By The United States Department Of Energy High adherence copper plating process
US6426673B2 (en) * 1997-07-30 2002-07-30 Programmable Silicon Solutions High performance integrated radio frequency circuit devices
US7244677B2 (en) * 1998-02-04 2007-07-17 Semitool. Inc. Method for filling recessed micro-structures with metallization in the production of a microelectronic device
US6197181B1 (en) * 1998-03-20 2001-03-06 Semitool, Inc. Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece
US6565729B2 (en) * 1998-03-20 2003-05-20 Semitool, Inc. Method for electrochemically depositing metal on a semiconductor workpiece
TW593731B (en) * 1998-03-20 2004-06-21 Semitool Inc Apparatus for applying a metal structure to a workpiece
WO1999057342A1 (fr) * 1998-04-30 1999-11-11 Ebara Corporation Procede et dispositif de placage d'un substrat
EP1112125B1 (fr) * 1998-06-30 2006-01-25 Semitool, Inc. Structures de metallisation pour applications de micro-electronique et procede de formation de ces structures
US6309969B1 (en) * 1998-11-03 2001-10-30 The John Hopkins University Copper metallization structure and method of construction
US6544399B1 (en) * 1999-01-11 2003-04-08 Applied Materials, Inc. Electrodeposition chemistry for filling apertures with reflective metal
EP1111096A3 (fr) * 1999-12-15 2004-02-11 Shipley Company LLC Procédé de réparation d'une couche de germination
US6350364B1 (en) * 2000-02-18 2002-02-26 Taiwan Semiconductor Manufacturing Company Method for improvement of planarity of electroplated copper
US6551483B1 (en) * 2000-02-29 2003-04-22 Novellus Systems, Inc. Method for potential controlled electroplating of fine patterns on semiconductor wafers
US6344125B1 (en) * 2000-04-06 2002-02-05 International Business Machines Corporation Pattern-sensitive electrolytic metal plating
KR100800531B1 (ko) * 2000-06-30 2008-02-04 가부시키가이샤 에바라 세이사꾸쇼 구리 도금액, 도금 방법 및 도금 장치
US6824665B2 (en) * 2000-10-25 2004-11-30 Shipley Company, L.L.C. Seed layer deposition
US6432821B1 (en) * 2000-12-18 2002-08-13 Intel Corporation Method of copper electroplating
WO2002103782A2 (fr) * 2001-06-14 2002-12-27 Mattson Technology, Inc. Procede d'amelioration des proprietes barrieres pour des interconnexions en cuivre
US7109111B2 (en) * 2002-02-11 2006-09-19 Applied Materials, Inc. Method of annealing metal layers
US20040069651A1 (en) * 2002-10-15 2004-04-15 Applied Materials, Inc. Oxide treatment and pressure control for electrodeposition
US20040154926A1 (en) * 2002-12-24 2004-08-12 Zhi-Wen Sun Multiple chemistry electrochemical plating method
US6913791B2 (en) * 2003-03-03 2005-07-05 Com Dev Ltd. Method of surface treating titanium-containing metals followed by plating in the same electrolyte bath and parts made in accordance therewith
WO2004113585A2 (fr) * 2003-06-18 2004-12-29 Applied Materials, Inc. Depot de couches atomiques de matieres barrieres
US20050072682A1 (en) * 2003-10-07 2005-04-07 Kenneth Lore Process and apparatus for coating components of a shopping cart and a product
US7341946B2 (en) * 2003-11-10 2008-03-11 Novellus Systems, Inc. Methods for the electrochemical deposition of copper onto a barrier layer of a work piece
US7300869B2 (en) * 2004-09-20 2007-11-27 Lsi Corporation Integrated barrier and seed layer for copper interconnect technology
US20060251872A1 (en) * 2005-05-05 2006-11-09 Wang Jenn Y Conductive barrier layer, especially an alloy of ruthenium and tantalum and sputter deposition thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040072419A1 (en) * 2002-01-10 2004-04-15 Rajesh Baskaran Method for applying metal features onto barrier layers using electrochemical deposition
US20050006245A1 (en) * 2003-07-08 2005-01-13 Applied Materials, Inc. Multiple-step electrodeposition process for direct copper plating on barrier metals

Also Published As

Publication number Publication date
US20060283716A1 (en) 2006-12-21
WO2007111676A2 (fr) 2007-10-04
TW200732518A (en) 2007-09-01
US20110259750A1 (en) 2011-10-27
TWI376433B (en) 2012-11-11

Similar Documents

Publication Publication Date Title
WO2007111676A3 (fr) Procédé de plaquage direct de cuivre sur une structure de substrat
TW200506107A (en) Multiple-step electrodeposition process for direct copper plating on barrier metals
WO2007034117A3 (fr) Procede d'electrodeposition destine au revetement d'une surface d'un substrat par un metal
TW200644164A (en) Method for forming a barrier/seed layer for copper metallization
DE59904390D1 (de) Wässriges alkalisches cyanidfreies bad zur galvanischen abscheidung von zink- oder zinklegierungsüberzügen
WO2007147603A3 (fr) Bain aqueux, alcalin et sans cyanure permettant le dépôt galvanique de couches de zinc et d'alliage de zinc
TW200513549A (en) Electroplating composite substrates
WO2007118875A3 (fr) Dispositif et procédé de revêtement galvanique
AU2002216953A1 (en) Method for electroless nickel plating
CN102317510B (zh) 金属箔及其制造方法、绝缘基板、布线基板
WO2004101854A3 (fr) Solutions de zincate d'alcali aqueuses et procedes
TW200741972A (en) Semiconductor device and method for making the same
TW200513546A (en) Catalyst composition and deposition method
DE59801021D1 (de) Wässriges bad und verfahren zum elektrolytischen abscheiden von kupferschichten
WO2007021327A3 (fr) Prétraitement de substrats de magnésium pour une finition galvanique
US10450666B2 (en) Copper plating solution and copper plating method
ATE455879T1 (de) Vorrichtung und verfahren zur galvanischen beschichtung
WO2004003935A3 (fr) Planarisation de depot electrochimique de cuivre par insertion d'une etape de traitement au polymere entre des etapes de remplissage d'espace et de tranchee
WO2008043528A3 (fr) Composition d'électrolyte exempte de cyanure, et procédé de dépôt de couches d'argent ou d'alliage d'argent sur des substrats
EP1983077B1 (fr) Électrolyte et procédé pour le dépôt électrolytique d'alliages or-cuivre
JP4626390B2 (ja) 環境保護を配慮したプリント配線板用銅箔
WO2006136333A3 (fr) Materiau d'electrodeposition, procede permettant de fournir une couche anticorrosion de tio2 a un substrat conducteur et substrat metallique revetu de couche de tio2
CN106574368A (zh) 用于减少铜和铜合金电路的光学反射率的方法和触摸屏装置
TWI277377B (en) Method for manufacturing an electrodeposited copper foil with a high-temperature resistant carrier and an electrodeposited copper foil with a high-temperature resistant carrier obtained through the method
JP2001226795A (ja) 粗化処理銅箔及びその製造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 06850057

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06850057

Country of ref document: EP

Kind code of ref document: A2

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载