+

WO2007038340A3 - Strobe technique for time stamping a digital signal - Google Patents

Strobe technique for time stamping a digital signal Download PDF

Info

Publication number
WO2007038340A3
WO2007038340A3 PCT/US2006/037100 US2006037100W WO2007038340A3 WO 2007038340 A3 WO2007038340 A3 WO 2007038340A3 US 2006037100 W US2006037100 W US 2006037100W WO 2007038340 A3 WO2007038340 A3 WO 2007038340A3
Authority
WO
WIPO (PCT)
Prior art keywords
time
clock signal
digital signal
data signal
time stamping
Prior art date
Application number
PCT/US2006/037100
Other languages
French (fr)
Other versions
WO2007038340A2 (en
Inventor
Ronald A Sartschev
Ernest P Walker
Original Assignee
Teradyne Inc
Ronald A Sartschev
Ernest P Walker
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/234,542 external-priority patent/US7856578B2/en
Priority claimed from US11/234,599 external-priority patent/US7573957B2/en
Priority claimed from US11/234,814 external-priority patent/US7574632B2/en
Application filed by Teradyne Inc, Ronald A Sartschev, Ernest P Walker filed Critical Teradyne Inc
Priority to KR1020087006592A priority Critical patent/KR101239743B1/en
Priority to JP2008532445A priority patent/JP5254795B2/en
Priority to EP06804068A priority patent/EP1927204A2/en
Priority to CN2006800350723A priority patent/CN101273559B/en
Publication of WO2007038340A2 publication Critical patent/WO2007038340A2/en
Publication of WO2007038340A3 publication Critical patent/WO2007038340A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31937—Timing aspects, e.g. measuring propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G01R31/31726—Synchronization, e.g. of test, clock or strobe signals; Signals in different clock domains; Generation of Vernier signals; Comparison and adjustment of the signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56004—Pattern generation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56012—Timing aspects, clock generation, synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

A system and apparatus generates a time-stamp to identify and record the time of an event such as an edge received in a data signal or clock signal. A set of strobe pulses can be generated by routing an external clock signal to delay elements with incrementally increasing delay values. A data signal or device under test clock signal can be applied to the input to each of a set of latches which are clocked by the strobe pulses. The set of latches can thereby capture a series of samples of the data signal or clock signal. The series of samples can be encoded as an edge time within a clock cycle. A clock cycle counter can be added to the edge time to generate the time stamp.
PCT/US2006/037100 2005-09-23 2006-09-22 Strobe technique for time stamping a digital signal WO2007038340A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020087006592A KR101239743B1 (en) 2005-09-23 2006-09-22 Strobe technique for time stamping a digital signal
JP2008532445A JP5254795B2 (en) 2005-09-23 2006-09-22 Strobe technique for time stamping digital signals
EP06804068A EP1927204A2 (en) 2005-09-23 2006-09-22 Strobe technique for time stamping a digital signal
CN2006800350723A CN101273559B (en) 2005-09-23 2006-09-22 Strobe technique for time stamping a digital signal

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US11/234,542 US7856578B2 (en) 2005-09-23 2005-09-23 Strobe technique for test of digital signal timing
US11/234,814 2005-09-23
US11/234,542 2005-09-23
US11/234,599 2005-09-23
US11/234,599 US7573957B2 (en) 2005-09-23 2005-09-23 Strobe technique for recovering a clock in a digital signal
US11/234,814 US7574632B2 (en) 2005-09-23 2005-09-23 Strobe technique for time stamping a digital signal

Publications (2)

Publication Number Publication Date
WO2007038340A2 WO2007038340A2 (en) 2007-04-05
WO2007038340A3 true WO2007038340A3 (en) 2007-11-22

Family

ID=37900290

Family Applications (3)

Application Number Title Priority Date Filing Date
PCT/US2006/036912 WO2007038233A2 (en) 2005-09-23 2006-09-22 Strobe technique for test of digital signal timing
PCT/US2006/037100 WO2007038340A2 (en) 2005-09-23 2006-09-22 Strobe technique for time stamping a digital signal
PCT/US2006/037099 WO2007038339A2 (en) 2005-09-23 2006-09-22 Strobe technique for recovering a clock in a digital signal

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/US2006/036912 WO2007038233A2 (en) 2005-09-23 2006-09-22 Strobe technique for test of digital signal timing

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/US2006/037099 WO2007038339A2 (en) 2005-09-23 2006-09-22 Strobe technique for recovering a clock in a digital signal

Country Status (4)

Country Link
EP (3) EP1927203A2 (en)
JP (3) JP5254794B2 (en)
KR (3) KR101239743B1 (en)
WO (3) WO2007038233A2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7573957B2 (en) 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for recovering a clock in a digital signal
US7856578B2 (en) 2005-09-23 2010-12-21 Teradyne, Inc. Strobe technique for test of digital signal timing
US7574632B2 (en) 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for time stamping a digital signal
WO2010125610A1 (en) * 2009-04-30 2010-11-04 株式会社アドバンテスト Clock generating apparatus, testing apparatus and clock generating method
KR101227670B1 (en) * 2009-05-11 2013-01-29 가부시키가이샤 어드밴티스트 Reception device, test device, reception method, and test method
US8473248B2 (en) 2009-09-18 2013-06-25 Advantest Corporation Test apparatus and test method
US8554514B2 (en) 2009-09-18 2013-10-08 Advantest Corporation Test apparatus and test method
WO2014108742A1 (en) * 2013-01-09 2014-07-17 Freescale Semiconductor, Inc. Method and apparatus for sampling a signal
US9279857B2 (en) 2013-11-19 2016-03-08 Teradyne, Inc. Automated test system with edge steering
KR101738005B1 (en) 2016-06-10 2017-05-19 (주)제이케이아이 Logic analyzer
US10733345B1 (en) * 2018-08-23 2020-08-04 Cadence Design Systems, Inc. Method and system for generating a validation test

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173207B1 (en) * 1997-09-22 2001-01-09 Agilent Technologies, Inc. Real-time control system with non-deterministic communication
US6204710B1 (en) * 1998-06-22 2001-03-20 Xilinx, Inc. Precision trim circuit for delay lines

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997740A (en) * 1975-05-30 1976-12-14 Bell Telephone Laboratories, Incorporated Pulse train analyzer
US4989202A (en) * 1988-10-14 1991-01-29 Harris Corporation ISDN testing device and method
US5084669A (en) * 1990-03-08 1992-01-28 Telefonaktiebolaget L M Ericsson Direct phase digitization
US5499190A (en) * 1992-01-16 1996-03-12 Hamamatsu Photonics K.K. System for measuring timing relationship between two signals
JP2682334B2 (en) * 1992-05-29 1997-11-26 日本電気株式会社 Image signal coding transmission method
US5446650A (en) * 1993-10-12 1995-08-29 Tektronix, Inc. Logic signal extraction
US5526286A (en) * 1994-02-16 1996-06-11 Tektronix, Inc. Oversampled logic analyzer
US6285722B1 (en) 1997-12-05 2001-09-04 Telcordia Technologies, Inc. Method and apparatus for variable bit rate clock recovery
US6198700B1 (en) * 1999-06-04 2001-03-06 Level One Communications, Inc. Method and apparatus for retiming test signals
JP4495308B2 (en) * 2000-06-14 2010-07-07 株式会社アドバンテスト Semiconductor device testing method and semiconductor device testing equipment
JP2002196053A (en) * 2000-12-25 2002-07-10 Ando Electric Co Ltd Ic measurement device
US7233164B2 (en) * 2003-12-17 2007-06-19 Rambus Inc. Offset cancellation in a multi-level signaling system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173207B1 (en) * 1997-09-22 2001-01-09 Agilent Technologies, Inc. Real-time control system with non-deterministic communication
US6204710B1 (en) * 1998-06-22 2001-03-20 Xilinx, Inc. Precision trim circuit for delay lines

Also Published As

Publication number Publication date
JP5254794B2 (en) 2013-08-07
KR20080047403A (en) 2008-05-28
WO2007038233A3 (en) 2008-10-30
JP2009510403A (en) 2009-03-12
KR101237878B1 (en) 2013-02-27
EP1927210A2 (en) 2008-06-04
KR101239743B1 (en) 2013-03-06
EP1927204A2 (en) 2008-06-04
EP1927203A2 (en) 2008-06-04
WO2007038339A2 (en) 2007-04-05
JP2009509174A (en) 2009-03-05
KR20080048487A (en) 2008-06-02
WO2007038340A2 (en) 2007-04-05
WO2007038233A2 (en) 2007-04-05
KR20080045714A (en) 2008-05-23
KR101236769B1 (en) 2013-02-25
JP4907663B2 (en) 2012-04-04
JP5254795B2 (en) 2013-08-07
WO2007038339A3 (en) 2007-12-06
JP2009510842A (en) 2009-03-12

Similar Documents

Publication Publication Date Title
WO2007038340A3 (en) Strobe technique for time stamping a digital signal
WO2007112360A3 (en) Improved digital trigger
JP2008525761A5 (en)
TW200700755A (en) System and scanout circuits with error resilience circuit
DE602006012673D1 (en) SYSTEM AND METHOD FOR COUNTING THE LEADING LEADS AND ONE IN A DIGITAL SIGNAL PROCESSOR
JP2010531002A5 (en)
TW200629282A (en) Method and apparatus for high-speed input sampling
WO2008140791A3 (en) Computation of phase relationship by clock sampling
WO2007005440A3 (en) Change event correlation
TW200731955A (en) Test strip container with integrated meter having strip coding capability
DE602007002637D1 (en) METHOD AND DEVICE FOR MEASURING THE KEY RATIO OR RELATIVE KEY RATIO OF A DIGITAL SIGNAL
WO2008002316A3 (en) Calibrating a testing device
GB2467340B (en) Signal sample trigger apparatus, data acquisition system and method of sampling an analogue signal
WO2006086257A3 (en) Coherent interleaved sampling
TW200615944A (en) Memory hub tester interface and method for use thereof
TW200739109A (en) Test method, test system and assist board
WO2007016699A3 (en) Method and system for debug and test using replicated logic
WO2006030381A3 (en) Method and apparatus for non-intrusive tracing
TW200700758A (en) Delay circuit, test circuit, timing generation device, test module, and electronic device
TW200727584A (en) Signal generating system and pulse generator
TW200729738A (en) Calibration circuitry
TW200631025A (en) Method and system for timing measurement of embedded macro module
TW200707200A (en) Dynamic source synchronized sampling adjust system, and the related integrated device and sampling method
TW200702980A (en) Error-correcting apparatus including multiple error-correcting modules functioning in parallel and related method
FR2866713A1 (en) Spectrometry diagnosis electronic circuit, especially for nuclear chain reaction particle counter, has rejecter for pulses exceeding given width

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680035072.3

Country of ref document: CN

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 778/KOLNP/2008

Country of ref document: IN

WWE Wipo information: entry into national phase

Ref document number: 2006804068

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020087006592

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2008532445

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载