WO2004066499A1 - 半導体集積回路 - Google Patents
半導体集積回路 Download PDFInfo
- Publication number
- WO2004066499A1 WO2004066499A1 PCT/JP2003/000403 JP0300403W WO2004066499A1 WO 2004066499 A1 WO2004066499 A1 WO 2004066499A1 JP 0300403 W JP0300403 W JP 0300403W WO 2004066499 A1 WO2004066499 A1 WO 2004066499A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- output
- input
- signal
- logic
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 43
- 230000007704 transition Effects 0.000 claims abstract description 66
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 18
- 239000000872 buffer Substances 0.000 description 10
- 230000008054 signal transmission Effects 0.000 description 9
- 238000013016 damping Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 238000007562 laser obscuration time method Methods 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/081—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
- H03K17/0814—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit
- H03K17/08142—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
- H03K17/164—Soft switching using parallel switching arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/165—Modifications for eliminating interference voltages or currents in field-effect transistor switches by feedback from the output circuit to the control circuit
- H03K17/166—Soft switching
- H03K17/167—Soft switching using parallel switching arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0005—Modifications of input or output impedance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
- H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
- H03K5/086—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold generated by feedback
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
Definitions
- the present invention relates to a technique for improving a semiconductor integrated circuit and an input circuit and an output circuit included therein.
- an input buffer circuit for taking in an external signal into a chip and an output buffer circuit for outputting a signal outside the chip are provided.
- Documents describing buffer circuits include Japanese Patent Application Laid-Open Nos. 5-141669, 3-62723, and 3-242020.
- a plurality of driving PMOS transistors having different current driving capabilities and a plurality of driving PMOS transistors having different current driving capabilities have different current driving capabilities.
- the output potential of the drive circuit section, in which the NMO S transistor and the NMO S transistor are connected to each other in a CMO Simbus configuration, is sensed by two sensing members having different logic threshold voltages.
- the output signal and the external input signal Therefore, when the driving MOS transistor is selected and the output potential of the driving circuit is switched, the load is driven by the MOS transistor having a large current driving capability in the first half of the switching, and the current is changed in the second half of the switching.
- a technique is described in which a load is driven by an M0S transistor having a small driving capability so that potential fluctuations of a power supply line and a ground line caused by operation of a buffer circuit are less likely to occur. Further, according to Japanese Patent Application Laid-Open No. 3-62727, the characteristic impedance of the signal transmission line is driven according to the input signal, and the complementary pair connection having the output impedance equal to the characteristic impedance of the signal transmission line is provided.
- a technique for suppressing the occurrence of overshoot / undershoot by providing a control circuit that activates the second output circuit only when the input signal changes.
- a second voltage source having a voltage output level equal to the characteristic impedance of a signal transmission line, which is connected in series between two voltage sources having different voltage levels.
- a transistor and a second transistor a control unit for generating a control signal for relatively switching between the first transistor and the second transistor based on an input signal, and a control unit for generating a control signal between the first transistor and the second transistor.
- the output transistor provided with the first transistor, the second transistor, and the third transistor connected in parallel with the first transistor and the second transistor; and turning on the third transistor at the same time as the first transistor. Output from the first time detecting means and the first voltage detecting means for defining the time from ON to OFF of the third transistor.
- a technique for reducing overshoot and undershoot at an output point by providing a second auxiliary control unit for turning off a fourth transistor is described.
- damping resistors and terminating resistors are necessary to add damping resistors and terminating resistors in order to achieve impedance matching.
- board design it is necessary to consider the number and arrangement of damping resistors for each board, which will increase the time required for board design, increase the number of parts on the board, and increase the number of parts. Has been found by the present inventor. Further, in the above prior art, the configuration of the signal input circuit is not considered.
- An object of the present invention is to provide a technique for reducing reflection on a transmission line with a simple configuration.
- a semiconductor integrated circuit including an input circuit for capturing a signal and an output circuit for outputting a signal, wherein the input circuit has an input impedance at the time of input signal transition other than at the time of input signal transition.
- the output circuit is configured so that the driving force in the first half of the signal transition is set higher than the driving force in the second half of the transition.
- the input circuit is configured such that the input impedance at the time of transition of the input signal is set to be smaller than the input impedance at the time of transition of the input signal.
- the input circuit and the output circuit can be commonly connected to a pad capable of inputting and outputting a signal.
- a semiconductor integrated circuit When a semiconductor integrated circuit is configured to include an input pad and an input circuit for receiving an external signal through the input pad, the input circuit has an input impedance at the time of input signal transition.
- a dynamic terminating resistor circuit that can be adjusted so as to be smaller than the input impedance other than at the time of input signal transition is provided.
- the dynamic termination resistor circuit includes a first logic circuit for inverting a logic of a signal transmitted through the input pad, and a second logic circuit for inverting a logic of an output signal of the first logic circuit. It can be configured to include a circuit and a resistor capable of coupling an input terminal of the first logic circuit and an output terminal of the second logic circuit.
- the dynamic terminating resistor circuit is provided for the signal transmitted through the input pad.
- a first logic circuit for inverting the logic a second logic circuit for inverting the logic of the output signal of the first logic circuit, an input terminal of the first logic circuit, and an output terminal of the second logic circuit
- a third logic circuit for transmitting the output signal of the first logic circuit to the internal circuit.
- a switch circuit capable of controlling the participation of the resistor in the circuit operation can be provided.
- the dynamic termination resistor circuit includes a first logic circuit for inverting a logic of a signal transmitted through the input pad, and a second logic circuit for inverting a logic of an output signal of the first logic circuit.
- a semiconductor integrated circuit When a semiconductor integrated circuit includes an internal circuit and an output circuit capable of externally outputting an output signal of the internal circuit, the output circuit outputs the output of the internal circuit in the first half of a transition of a signal to be output.
- a first output circuit capable of driving an external load based on a signal and a second output circuit capable of driving the external load, the driving force of which is set smaller than that of the first output circuit, can be provided.
- a level monitor circuit for selectively causing the two output circuits to participate in the circuit operation can be included.
- the second output circuit includes a series connection circuit of an n-channel transistor arranged on the high-potential-side power supply side and a p-channel transistor arranged on the low-potential-side power supply side, the n-channel transistor And the p-channel transistor in series with the output node of the first output circuit Join.
- the input section is set so that the input impedance at the time of input signal transition is smaller than the input impedance at times other than the input signal transition, and the driving force in the latter half of the signal transition is driven in the first half of the transition
- a semiconductor integrated circuit including an output unit set to be lower than the power, the output unit outputs an external signal based on the output signal of the internal circuit in the first half of the transition of the signal to be output.
- Contact Roh one de is commonly connected to the output pads with the output node of said first output circuit, the series connection circuit is shared as a part of the input unit.
- FIG. 1 is a circuit diagram showing a configuration example of an input circuit included in a semiconductor integrated circuit according to the present invention.
- FIG. 2 is a circuit diagram illustrating another configuration example of the input circuit.
- FIG. 3 is a circuit diagram of another configuration example of the input circuit.
- FIG. 4 is a circuit diagram of another configuration example of the input circuit.
- FIG. 5 is a circuit diagram showing a configuration example of an output circuit included in the semiconductor integrated circuit.
- FIG. 6 is a circuit diagram showing a configuration example of a main part in the output circuit.
- FIG. 7 is a circuit diagram showing a configuration example of a main part in the output circuit.
- FIG. 8 is a circuit diagram of another configuration example of the output circuit.
- FIG. 9 is a circuit diagram showing a configuration example of an input / output circuit included in the semiconductor integrated circuit. It is.
- FIG. 10 is a circuit diagram of another configuration example of the input / output circuit included in the semiconductor integrated circuit.
- FIG. 11 is a circuit diagram of another configuration example of the input / output circuit included in the semiconductor integrated circuit.
- FIG. 12 is an explanatory diagram of a configuration example of a board system on which the above-mentioned semiconductor integrated circuit is mounted.
- FIG. 13 is a characteristic diagram of the circuit shown in FIG.
- FIG. 14 is a characteristic diagram of the circuit shown in FIG.
- FIG. 15 is a characteristic diagram for comparing the semiconductor integrated circuit with a conventional example.
- FIG. 16 is a characteristic diagram for comparing the above semiconductor integrated circuit with a conventional example.
- FIG. 12 shows a board system equipped with a semiconductor integrated circuit according to the present invention.
- the board system 12 shown in FIG. 12 is not particularly limited, but includes three semiconductor integrated circuits 12 1, 12 2, and 12 3 mounted on a single board.
- Each of the semiconductor integrated circuits 121, 122, and 123 is formed on a single semiconductor substrate such as a single-crystal silicon substrate by a known semiconductor integrated circuit manufacturing technology, and printed wiring formed on the board is formed on the semiconductor integrated circuit. The signals can be exchanged via the terminal.
- the semiconductor integrated circuit 1 2 1 has an input circuit 1 2 1 1 for taking in a signal from the outside, an output circuit 1 2 1 2 for outputting a signal to the outside, and a signal Input / output circuit that enables communication 1 2 1 3 including.
- the semiconductor integrated circuit 122 includes an output circuit 1221 for outputting a signal to the outside, an input circuit 1 222 for receiving a signal from the outside, and an input / output for allowing a signal to be exchanged with the outside. Includes circuit 1223.
- the semiconductor integrated circuit 123 includes an output circuit 1231 for outputting a signal to the outside, an input circuit 1232 for receiving a signal from the outside, and an input / output for enabling the exchange of a signal with the outside. Includes circuit 1233.
- the semiconductor integrated circuits 121, 122, and 123 have been devised to suppress reflection on the transmission line, and therefore do not require external damping or terminating resistors.
- FIG. 1 shows a configuration example of the input circuits 1211, 1222, and 1232.
- the input circuits 121 1, 1222, and 123 2 are composed of a first inverter 11 for inverting the logic of a signal fetched via the input pad 10, and the first inverter 11.
- a second inverter 12 that inverts the logic of the signal output from the first inverter 11 and a resistor 13 that couples the input terminal of the first inverter 11 to the output terminal of the second inverter 12 including.
- the output signal of the second inverter 12 is transmitted to an internal circuit (not shown).
- the value of the resistor 13 is made substantially equal to the resistance value of the printed wiring in the board system 12 shown in FIG.
- the logic at the input terminal of the first inverter 11 and the logic of the second inverter 11 The logic at the output terminal of 1 and 2 is equal.
- the logic at the input terminal of the first inverter 11 and the logic of the output terminal of the second inverter 12 are defined as the logic level. In this state, let us consider a case where the input signal fetched via the input pad 10 changes from low level to high level. When the input signal fetched via the input pad 10 transitions from low level to high level, the signal delay at the first and second inverters 11 and 12 causes the second inverter Evening when the output terminal of 12 shifts from low level to high level is delayed.
- the output terminal of the second receiver 12 remains at the mouth level.
- the impedance seen from the input pad 10 is substantially equal to the parallel combined resistance value of the input impedance of the first antenna 11 and the resistor 13. Therefore, at this time, the impedance seen from the input pad 10 is almost equal to the resistance value of the printed wiring in the board system 12 shown in FIG. 12, and the impedance is matched. . Then, when the output terminal of the second receiver 12 changes from the mouth level to the high level, the logic of the input terminal of the first receiver 11 and the output terminal of the second receiver 12 is changed.
- the impedance seen from the input pad 10 is almost equal to the input kain dance of the 11th night and the high impedance state.
- the input signal taken in through the input pad transitions from the high level to the low level, since the resistor 13 functions during the transition, the input signal is taken in through the input pad. The same operation and effect can be obtained as when the input signal is shifted from the mouth level to the high level.
- the input impedance is the resistance value of the printed wiring in the board system 12 shown in FIG. Since the impedance is matched by making approximately the same, the reflected wave caused by the signal output to the transmission path being reflected by the input circuit is reduced. Except at the time of transition of the input signal, the input impedance is increased, so that the consumption of the direct current there is suppressed. By suppressing the reflected waves, a damping resistor and a terminating resistor are not required.
- FIG. 2 shows another example of the configuration of the input circuits 1211, 1222, and 1232.
- the configuration shown in FIG. 2 is significantly different from that shown in FIG. 1 in that an inverter 15 for inverting the logic of the output signal of the inverter 11 is provided. The point is that the signal CIN is transmitted to the internal circuit via the. According to this configuration, even if the parasitic capacitance 14 exists on the output terminal side of the inverter 12, the internal circuit is not affected by the parasitic capacitance 14 because it is isolated by the presence of the inverters 12 and 15.
- FIG. 3 shows another configuration example of the input circuits 121 1, 1222, and 1232.
- the major difference between the configuration shown in FIG. 3 and that shown in FIG. 1 is that a p-channel MOS transistor 31 and an n-channel transistor are connected between the resistor 13 and the output terminal of the second inverter 12.
- a CMOS transfer gate formed by connecting the type MOS transistor 32 in parallel is interposed.
- the control signal from the dynamic termination control terminal RE is transmitted to the gate electrode of the n-channel type MOS transistor 32.
- a control signal from the dynamic termination control terminal RE is transmitted to the gate electrode of the p-channel MOS transistor 31 via the inverter 33.
- the dynamic termination control signal from the dynamic termination control terminal RE When the dynamic termination control signal from the dynamic termination control terminal RE is at a high level, the p-channel type MOS transistor 31 and the n-channel type MOS transistor 32 Is conducted, and one end of the resistor 13 is coupled to the output terminal of the second inverter 12.
- the dynamic termination control signal from the dynamic termination control terminal RE When the dynamic termination control signal from the dynamic termination control terminal RE is at a low level, the p-channel MOS transistor 31 and the n-channel MOS transistor 32 are turned off, and the resistance 13 Involvement in circuit operation is eliminated.
- the dynamic termination control terminal RE When the dynamic termination control terminal RE is an external terminal, a dynamic termination control signal can be supplied from outside the chip.
- whether or not the resistor 13 is involved in the circuit operation can be switched by the control signal from the dynamic termination control terminal RE. It can be involved in circuit operation.
- FIG. 4 shows another configuration example of the input circuits 1211, 1222, and 1232.
- resistors 13-1 and 13-2 are provided, and the resistor 13-1 and the output terminal of the second receiver 12 are connected to each other. Between them, a C MOS transfer gate composed of a p-channel type MOS transistor 31-1 and an n-channel type MOS transistor 32-1 connected in parallel is interposed, and a resistor 13-2 and a second inverter 12 are connected.
- the control signal from the dynamic termination control terminal RE1 is transmitted to the gate electrode of the n-channel type MOS transistor 32-1. Further, a control signal from the dynamic termination control terminal RE is transmitted to the gate electrode of the p-channel type MOS transistor 31-1 via the inverter 33-1. The control signal from the dynamic termination control terminal RE2 is transmitted to the gate electrode of the n-channel type MOS transistor 32-2. Also, the p-channel type M ⁇ The control signal from the dynamic termination control terminal RE2 is transmitted to the gate electrode of the S transistor 31_2 via the inverter 33-2.
- the resistance 13-11 and the resistance 13-2 are values close to the wiring resistance on the board in the board system 12.
- Dynamic termination resistance control terminal The dynamic termination resistance control signal given from RE 1 and RE 2 allows the selective connection of the resistors 13-1 and 13-2 to the circuit operation, so the board system Depending on the environment, the resistors 13-1 and 13-2 can be selectively involved in the circuit operation.
- the dynamic termination resistance control signal supplied to the dynamic termination resistance control terminals RE 1 and RE 2 can be formed by a register that can be set by a deep switching microcomputer on the board system 12. .
- FIG. 5 shows a configuration example of the output circuit 1212, 1221, 1231.
- the first output circuit is formed by connecting the p-channel MOS transistor 56 and the n-channel MOS transistor 57 in series, and the p-channel MOS transistor 58 and the n-channel MOS transistor 59 are connected in series. Connected to form a second output circuit.
- the first output circuit (56, 57) has a relatively large driving force.
- the driving force of the second output circuit (58, 59) is set smaller than that of the first output circuit (56, 57).
- the setting of the driving force can be adjusted by the ratio of the gate width to the gate length in the MOS transistor.
- the source electrodes of the P-channel MOS transistors 56 and 58 are connected to the high-potential-side power supply VCC, and the source electrodes of the n-channel MOS transistors 57 and 59 are connected to the low-potential-side power supply VSS.
- An output node 50 is formed by connecting the drain electrodes of the transistor 58 and the n-channel type MOS transistor 59 to the output pad 62 in common. Output node 50 is coupled to an external terminal (not shown).
- a diode-connected p-channel MOS transistor 60 is provided between the output node 50 and the high-potential power supply V CC.
- a diode-connected n-channel MOS transistor 61 is provided between the output node 50 and the low-potential-side power supply VSS.
- the signal level of the output node 50 is transmitted to the level monitor circuits 54 and 55.
- the level monitor circuit 54 controls the operation of the P-channel type MOS transistors 56 and 58 based on the signal level of the output node 50.
- Level monitor circuit 55 controls the operation of p-channel MOS transistors 57 and 59 based on the signal level of output node 50.
- the level monitor circuits 54 and 55 load-drive the MOS transistors 56 and 57 having a large driving force until the voltage level of the output node 50 becomes VCC / 2. After the voltage level of the output node 50 exceeds VCC / 2, the MOS transistors 58, 59 having a small driving force are involved in the circuit operation for driving the load.
- a NOR circuit 51, a receiver 52, and a NAND circuit 53 are provided in front of the level monitor circuits 54 and 55.
- the NOR circuit 51 the NOR logic of the signal I output from the internal circuit and the output enable signal 0E * (* means active) is obtained.
- the output signal A2 of the NOR circuit 51 is transmitted to the subsequent level monitor circuit 55.
- the output enable signal OE * is inverted by the inverter 52, and the NAND logic of the inverted output signal and the signal I output from the internal circuit is obtained by the NAND circuit 53.
- the output signal A1 of the NAND circuit 53 is a Transmitted to the monitor circuit 54. As a result, it is possible to output a signal according to the logic of the signal I in a state where the output signal 0 E * is asserted at the mouth level.
- FIG. 6 shows a configuration example of the level monitor circuit 54.
- the level monitor circuit 54 is not particularly limited. As shown in FIG. 6, the level monitor circuit 54 is composed of a circuit 541, 542 and OR circuits 5443, 5444. The logic of the signal at the output node 50 is inverted by the amplifier 541, and the logic of the output signal of the amplifier 541 is inverted by the subsequent amplifier 542. Then, the OR logic of the output signal A 1 of the NAND circuit 53 shown in FIG. 5 and the output signal of the above-mentioned circuit 54 1 is obtained by the OR circuit 54 3, and the OR circuit 54 3 The operation of the p-channel MOS transistor 58 is controlled by the output signal. Also, the OR logic of the output signal A1 of the NAND circuit 53 and the output signal of the inverter 552 is obtained by the OR circuit 554.
- FIG. 7 shows a configuration example of the level monitor circuit 55.
- the level monitor circuit 55 is not particularly limited, but, as shown in FIG. 7, is composed of an overnight circuit 551, 552, and AND circuits 553, 554.
- the logic of the signal at output node 50 is inverted at 551
- the logic of the output signal of the inverter 551 is inverted by the inverter 552 at the subsequent stage.
- the AND logic of the output signal A2 of the NOR circuit 51 shown in FIG. 5 and the output signal of the above-mentioned impulse circuit 552 is obtained by the AND circuit 553, and the output signal of the AND circuit 553 is obtained. This controls the operation of the p-channel MOS transistor 57.
- the AND logic of the output signal A1 of the NAND circuit 53 and the output signal of the inverter 551 is obtained by the AND circuit 554, and the output signal of the AND circuit 554 provides the p-channel MOS
- the p-channel MOS transistor 59 having a small driving force is conducted instead of the p-channel MOS transistor 57, so that the external load is driven with a small current.
- the reflected wave can be reduced.
- FIG. 13 shows the relationship between the voltage of the output node 50 and the output impedance in the circuit shown in FIG.
- the output impedance of the output node 50 rises from 0 to around 0.8 V, the voltage of the output node 50 drops sharply around 0.8 V, and then rises again as the voltage of the output node 50 rises.
- Output impedance is increased.
- the output impedance is almost 50 ⁇ .
- the rapid drop in output impedance is caused by switching between the MOS transistors 56 and 57 and the MOS transistors 58 and 59.
- Fig. 8 shows another configuration of the above output circuit 1 2 1 2, 1 2 2 1, 1 2 3 1 W
- the configuration shown in FIG. 8 is significantly different from that shown in FIG. 5 in that the n-channel MOS transistor 57 having a large driving force is arranged on the high-potential side power supply VCC side, and Channel type MOS transistor 56 Low-potential-side power supply VSS placed side, and level monitor circuits 54, 55 are replaced by members 63, 64.
- the inverter 63 inverts the logic of the output signal of the NAND circuit 53.
- the operation signal of the n-channel MOS transistor 57 is controlled by the output signal of the inverter 63.
- the inverter 64 inverts the logic of the output signal of the NOR circuit 51.
- the operation of the p-channel type MOS transistor 56 is controlled by the output signal of the receiver 64.
- the n-channel MOS transistor 57 changes from the previous conductive state to the non-conductive state, and thereafter, The load is driven by the P-channel MOS transistor 58 having a small driving force.
- VCC level the voltage level of the output node 50
- VSS low level
- the driving force is large until the voltage level of the output node 50 changes from the VCC level to VSS + Vth (Vth is the threshold value of the M ⁇ S transistor 56).
- Vth is the threshold value of the M ⁇ S transistor 56.
- Both the P-channel MOS transistor 56 and the n-channel MOS transistor 59 having a small driving force conduct, thereby driving the load.
- the p-channel MOS transistor 56 changes from the previously conducting state to the non-conducting state.
- the load is driven by an n-channel MOS transistor 59 having a small driving force.
- the load driving is performed by the MOS transistors 57, 56 having a large driving force
- the driving force is small. Since the load drive is performed by the MOS transistors 58 and 59, the same effect as the configuration shown in FIG. 5 can be obtained. Further, in the configuration shown in FIG. 8, since the level monitor circuits 54 and 55 are not required, the number of elements can be reduced as compared with the configuration shown in FIG.
- FIG. 14 shows the relationship between the potential of the output node 50 and the output impedance in the circuit shown in FIG.
- a characteristic curve 141 corresponds to the circuit shown in FIG. 8
- a characteristic curve 142 corresponds to a circuit that does not switch between MOS transistors having different driving forces in load driving.
- the MOS transistors having different driving forces are not switched, as shown in the characteristic curve 142, while the output impedance gradually increases with the voltage increase of the output node 50, the driving force increases.
- the output impedance gradually changes with the switching of the MOS transistor as a peak.
- FIG. 9 shows another example of the configuration of the input / output circuits 12 13, 1 223, and 1 233.
- I / O buffers 1 2 1 3, 1 222 3 and 1 233 are Input unit 91 for taking in signals from outside via input / output pad 90 and input / output node 110, and signal via input / output node 100 and input / output pad 90.
- an output unit 92 for externally outputting the data.
- the input / output terminals 90 are shared by the input unit 91 and the output unit 92. During the period in which the output enable signal 0E * is asserted to a low level, external output of the signal is enabled via the input / output pad 90.
- the output section 92 is in a high impedance state, and the signal can be captured via the input / output pad 90.
- the input unit 91 has the same configuration as that shown in FIG. 1, and the output unit 92 has the same configuration as shown in FIG. Therefore, the input section 91 can obtain the same operation and effect as the input circuit shown in FIG. 1, and the output section 92 can obtain the same operation and effect as the output circuit shown in FIG. Can be.
- FIG. 10 shows another example of the configuration of the input / output circuits 12 13, 12 23, and 12 33.
- the input / output circuits 1 2 1 3, 1 2 2 3, 1 2 3 3 shown in Fig. 10 are significantly different from those shown in Fig. 9 because of the dynamic termination resistance at the input section 91.
- the function is provided in the output unit 92. That is, there is provided an inverter composed of a P-channel MOS transistor 95 and an n-channel MOS transistor 96 connected in series. By switching the signal transmission path by 3, the members (95, 96) described above are shared by the input unit 91 and the output unit 92.
- the operation of the multiplexer 93 is controlled by an output enable signal OE *. '
- the output signal of the amplifier 94 is selectively output to the MOS transistor through the multiplexer 93. It is transmitted to the gate electrodes 95, 96.
- the inverter 94 is provided for inverting the logic of the signal I output from the internal circuit. In this state, signal output from the output section 92 is enabled.
- the output enable signal OE * is at the high level
- the output signal C N of the receiver 11 is selectively supplied to the MOS transistors 95 and 96 via the multiplexer 93. Is transmitted.
- the output signals of the MOS transistors 95 and 96 are transmitted to the inverter 11 via the input / output nodes 100.
- the function of the resistor 13 in FIG. 9 is realized by the output resistance of the inverter (95, 96) and the wiring resistance of the input / output node 100.
- the combined value of the ON resistance of the MOS transistors 95 and 96 and the wiring resistance of the input / output node 100 is set to be substantially equal to the resistance value of the printed wiring in the board system 12.
- the invert signal is not applied.
- the logic at the input terminal of the inverter is equal to the logic at the output terminal of the inverter (95, 96).
- the logic at the input terminal of the inverter and the logic at the output terminal of the inverter are set to high level. In this state, let us consider a case where the input signal fetched through the input / output pad 90 transitions from the mouth level to the high level.
- the signal delay at the receiver 11 causes a delay in the receiver.
- the timing of the transition of the output node from the mouth level to the high level is delayed. Due to this signal delay, when the input signal at the input / output pad 90 transitions from the mouth level to the high level, the input signal (95, 96) Output terminals are left low, and in this case, I / O pads
- the impedance seen from 90 is determined by the combined value of the on-resistance of the n-channel M ⁇ S transistor 96 and the wiring resistance of the input / output node 100.
- the combined value of the on-resistance of the n-channel type MOS transistor 96 and the wiring resistance of the input / output node 100 is set to be substantially equal to the resistance of the printed wiring in the board system 12. Therefore, at this time, the impedance seen from the input / output pad 90 becomes almost equal to the resistance value of the printed wiring in the board system 12 shown in FIG. 12, and the impedance is matched. .
- the output of the inverter (95, 96) is changed from the mouth level to the high level, the input terminal of the inverter 11 and the inverter (95, 96) are switched. Since the logics of the input and output terminals become equal to each other, the impedance seen from the input / output pad 90 becomes substantially equal to the input impedance of the amplifier 11.
- the impedance is matched by making the input impedance substantially equal to the resistance value of the printed wiring in the board system 12 shown in FIG. Therefore, the reflected wave caused by the signal output to the transmission path being reflected by the input circuit is reduced. Except at the time of transition of the input signal, the input impedance is increased, so that the consumption of the direct current there is suppressed.
- an inverter composed of a p-channel type MOS transistor 95 and an n-channel type MOS transistor 96 connected in series, and a multiplexer 93 is provided at a stage preceding the inverter. Since the signal transmission path is switched by 93, the above-mentioned members (95, 96) are shared by the input unit 91 and the output unit 92. Area occupied by the input unit 9 1 Can be reduced.
- FIG. 11 shows another configuration example of the input / output circuits 1213, 1223, and 1233.
- the input / output circuits 1213, 1223, and 1233 shown in FIG. 11 differ greatly from those shown in FIG. 10 in that a p-channel MOS transistor 58 and an n-channel MOS transistor 59 are connected in series. That is, an output circuit is provided.
- the output circuit in which the P-channel type MOS transistor 58 and the n-channel type MOS transistor 59 are connected in series has the same function as that shown in FIG. 8 and FIG.
- the source electrode of the p-channel MOS transistor 68 is the high-potential power supply
- the source electrode of the n-channel MOS transistor 59 is connected to the low-potential-side power supply VSS.
- a point where the 58 and the n-channel MOS transistor 59 are connected in series is coupled to the input / output node 10 °.
- the operation of the p-channel MOS transistor 58 is controlled by the output signal of the NAND circuit 53.
- the operation of the n-channel type MOS transistor 59 is controlled by the output signal of the NOR circuit 51.
- FIG. 15 is a characteristic diagram when a transition is made from a high level to a low level
- FIG. 16 is a characteristic diagram when a transition is made from a low level to a high level.
- the characteristic curves 151 and 161 correspond to the characteristic curves 152 and 1 when a signal is transmitted from the output circuit shown in FIG. 5 to the input circuit shown in FIG.
- the characteristic curves 154 and 164 are different from those of the conventional circuit in which the driving force is not switched by a simple inverter circuit (FIG. (Equivalent to the omitted one).
- FIGS. 15 and 16 the ringing is reduced by using the input circuit shown in FIG. 1 or the output circuit shown in FIG. Ringing is further reduced by using both the input circuit shown in FIG. 1 and the output circuit shown in FIG.
- the input circuits 1211, 1222, and 1232 are set so that the input impedance at the transition of the input signal is smaller than the input impedance at the time of the transition of the input signal. Is reduced.
- an inverter 15 for inverting the logic of the output signal of the inverter 11 is provided, and the signal CIN is transmitted to the internal circuit via the inverter 15.
- a p-channel type MOS transistor 31 and an n-channel type MOS transistor 32 are connected in parallel between the resistor 13 and the output terminal of the second inverter 12.
- the CMOS transfer gate composed of the resistor 13 By interposing the CMOS transfer gate composed of the resistor 13, the participation of the resistor 13 in the circuit operation can be controlled from the dynamic termination control terminal.
- resistors 13-1 and 13-2 are provided, and a p-channel type M ⁇ S is connected between the resistor 13-1 and the output terminal of the second receiver 12.
- Transistor 3 1—1 and n-channel MOS transistor 3 A CMOS transfer gate composed of a parallel connection of two and one is interposed, and a p-channel MOS transistor 31-2 is connected between the resistor 13-2 and the output terminal of the second inverter 12-2.
- the n-channel M 0 S transistor 3 2 ⁇ 2 are connected in parallel, and the dynamic termination provided from the dynamic termination resistance control terminals RE 1 and RE 2 is provided by the interposition of the CMO S transfer gate.
- the resistance control signal can be used to selectively affect the circuit operation as resistance 13-1 and resistance 13-2. Therefore, according to the environment in the board system, resistance 13-1 and resistance 13-2 And can be selectively involved in the circuit operation.
- the driving force in the second half of the signal transition is set to be lower than the driving force in the first half of the transition, so that the generation of reflected waves can be suppressed.
- external components such as a damping resistor and a terminating resistor for impedance matching are not required.
- an n-channel type MOS transistor 57 with a large driving force is arranged on the high-potential side power supply VCC side, and a p-channel type MOS transistor with a large driving force is low.
- the MOS transistors 57 and 56 with large driving power are provided.
- the load drive is performed by the MOS transistors 58, 59 having a small driving force.
- the level monitor circuits 54 and 55 are not required, the number of elements can be reduced as compared with the case of the configuration shown in FIG.
- an inverter comprising a p-channel type MOS transistor 95 and an n-channel type MOS transistor 96 connected in series.
- Multiplexer 9 3 The signal transmission path is switched by the multiplexer 93, so that the inverters (95, 96) are shared by the input unit 91 and the output unit 92, whereby the input unit 91 The area occupied by this can be reduced.
- the present invention can be widely applied to semiconductor integrated circuits.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/542,727 US7276939B2 (en) | 2003-01-20 | 2003-01-20 | Semiconductor integrated circuit |
PCT/JP2003/000403 WO2004066499A1 (ja) | 2003-01-20 | 2003-01-20 | 半導体集積回路 |
JP2004567111A JP4005086B2 (ja) | 2003-01-20 | 2003-01-20 | 半導体集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2003/000403 WO2004066499A1 (ja) | 2003-01-20 | 2003-01-20 | 半導体集積回路 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004066499A1 true WO2004066499A1 (ja) | 2004-08-05 |
Family
ID=32750560
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/000403 WO2004066499A1 (ja) | 2003-01-20 | 2003-01-20 | 半導体集積回路 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7276939B2 (ja) |
JP (1) | JP4005086B2 (ja) |
WO (1) | WO2004066499A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009118479A (ja) * | 2007-11-02 | 2009-05-28 | Hynix Semiconductor Inc | オンダイターミネーションの制御回路およびその制御方法 |
JP2014027657A (ja) * | 2012-07-24 | 2014-02-06 | Analog Devices Inc | 高速シリアルトランスミッタ用のアーキテクチャ |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4368223B2 (ja) * | 2003-03-26 | 2009-11-18 | 三洋電機株式会社 | バイアス電圧生成回路および増幅回路 |
US7449924B2 (en) * | 2004-09-16 | 2008-11-11 | Texas Instruments Incorporated | Latch-based serial port output buffer |
US7834667B1 (en) * | 2006-04-24 | 2010-11-16 | Altera Corporation | Precharge and discharge of I/O output driver |
US7567094B2 (en) * | 2006-06-14 | 2009-07-28 | Lightwire Inc. | Tri-stated driver for bandwidth-limited load |
US8015419B2 (en) * | 2006-08-31 | 2011-09-06 | Ati Technologies Ulc | Method and apparatus for soft start power gating with automatic voltage level detection |
US7729428B2 (en) * | 2006-12-28 | 2010-06-01 | General Electric Company | Method and apparatus for recognizing a change-of-state in communication signals of electronic circuits |
KR101824518B1 (ko) * | 2011-05-13 | 2018-02-01 | 삼성전자 주식회사 | 전자 기기에서 디바이스 제어 방법 및 장치 |
CN106548758B (zh) * | 2017-01-10 | 2019-02-19 | 武汉华星光电技术有限公司 | Cmos goa电路 |
US11816412B2 (en) * | 2021-04-16 | 2023-11-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Logic cell structures and related methods |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02235435A (ja) * | 1989-03-08 | 1990-09-18 | Nec Corp | 出力回路 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855623A (en) * | 1987-11-05 | 1989-08-08 | Texas Instruments Incorporated | Output buffer having programmable drive current |
JP2674228B2 (ja) | 1989-07-31 | 1997-11-12 | 日本電気株式会社 | 出力バッファ回路 |
JPH03232020A (ja) | 1990-02-08 | 1991-10-16 | Seiko Epson Corp | プログラム制御装置 |
JP3055223B2 (ja) | 1991-07-04 | 2000-06-26 | 日本電気株式会社 | バッファ回路 |
JP3234778B2 (ja) * | 1996-09-25 | 2001-12-04 | 株式会社東芝 | 入出力回路及びこの入出力回路への信号の入出力方法 |
US6154056A (en) * | 1997-06-09 | 2000-11-28 | Micron Technology, Inc. | Tri-stating address input circuit |
US6340898B1 (en) * | 1997-12-18 | 2002-01-22 | Advanced Micro Devices, Inc. | Method and system for switching between a totem-pole drive mode and an open-drain drive mode |
TW511335B (en) * | 1998-06-09 | 2002-11-21 | Mitsubishi Electric Corp | Integrated circuit |
US6448812B1 (en) * | 1998-06-11 | 2002-09-10 | Infineon Technologies North America Corp. | Pull up/pull down logic for holding a defined value during power down mode |
IT1319130B1 (it) * | 2000-11-23 | 2003-09-23 | St Microelectronics Srl | Circuito di controllo di uno stadio di pilotaggio d'uscita di uncircuito integrato |
-
2003
- 2003-01-20 JP JP2004567111A patent/JP4005086B2/ja not_active Expired - Fee Related
- 2003-01-20 US US10/542,727 patent/US7276939B2/en not_active Expired - Fee Related
- 2003-01-20 WO PCT/JP2003/000403 patent/WO2004066499A1/ja active Application Filing
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02235435A (ja) * | 1989-03-08 | 1990-09-18 | Nec Corp | 出力回路 |
Non-Patent Citations (1)
Title |
---|
KAWAHARA T. ET AL.: "Low-power chip interconnection by dynamic termination", IEEE J. OF SOLID-STATE CIRCUITS, vol. 30, no. 9, 30 September 1995 (1995-09-30), pages 1030 - 1034, XP000526213 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009118479A (ja) * | 2007-11-02 | 2009-05-28 | Hynix Semiconductor Inc | オンダイターミネーションの制御回路およびその制御方法 |
JP2014027657A (ja) * | 2012-07-24 | 2014-02-06 | Analog Devices Inc | 高速シリアルトランスミッタ用のアーキテクチャ |
Also Published As
Publication number | Publication date |
---|---|
JPWO2004066499A1 (ja) | 2006-05-18 |
US7276939B2 (en) | 2007-10-02 |
US20060061395A1 (en) | 2006-03-23 |
JP4005086B2 (ja) | 2007-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7940086B2 (en) | Interface circuit that can switch between single-ended transmission and differential transmission | |
US5959472A (en) | Driver circuit device | |
KR0167471B1 (ko) | Cmos 동시 전송 양방향 구동기/수신기 | |
US7196547B2 (en) | Level shifter and buffer circuit | |
US7271639B2 (en) | Voltage level converter circuit and semiconductor integrated circuit device | |
US5486782A (en) | Transmission line output driver | |
JP2002094365A (ja) | 出力バッファ回路 | |
US20060132179A1 (en) | Low voltage differential signaling drivers including branches with series resistors | |
US7208973B2 (en) | On die termination circuit | |
EP1717955B1 (en) | Buffer circuit | |
WO2004066499A1 (ja) | 半導体集積回路 | |
US7843234B2 (en) | Break-before-make predriver and level-shifter | |
US6094067A (en) | Output buffer circuit | |
US6707324B1 (en) | Low ground bounce output driver | |
US7157931B2 (en) | Termination circuits having pull-down and pull-up circuits and related methods | |
US7088150B2 (en) | Driver-side current clamping with non-persistent charge boost | |
US8212758B2 (en) | Source driver and display utilizing the source driver | |
CN111522763B (zh) | 支持多种接口标准的放大器的负载电路及驱动电路 | |
JP2003008423A (ja) | バスインターフェイス回路 | |
US11791820B2 (en) | Output circuit, transmission circuit, and semiconductor integrated circuit | |
TWI840762B (zh) | 一種晶片外驅動裝置 | |
TWI327419B (ja) | ||
CN101557224B (zh) | 用于一电子装置的输出缓冲装置 | |
KR0120567B1 (ko) | 저전력 소모와 고속 동작을 위한 삼상 버퍼 회로 | |
CN116896356A (zh) | 半导体器件以及输入信号控制方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR SG US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004567111 Country of ref document: JP |
|
ENP | Entry into the national phase |
Ref document number: 2006061395 Country of ref document: US Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10542727 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase | ||
WWP | Wipo information: published in national office |
Ref document number: 10542727 Country of ref document: US |