+

WO2002031647A3 - System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions - Google Patents

System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions Download PDF

Info

Publication number
WO2002031647A3
WO2002031647A3 PCT/GB2001/004531 GB0104531W WO0231647A3 WO 2002031647 A3 WO2002031647 A3 WO 2002031647A3 GB 0104531 W GB0104531 W GB 0104531W WO 0231647 A3 WO0231647 A3 WO 0231647A3
Authority
WO
WIPO (PCT)
Prior art keywords
article
manufacture
critical functions
hardware application
non time
Prior art date
Application number
PCT/GB2001/004531
Other languages
French (fr)
Other versions
WO2002031647A2 (en
Inventor
Alex Wilson
Original Assignee
Celoxica Ltd
Alex Wilson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/859,051 external-priority patent/US20020072893A1/en
Application filed by Celoxica Ltd, Alex Wilson filed Critical Celoxica Ltd
Priority to AU2002210676A priority Critical patent/AU2002210676A1/en
Publication of WO2002031647A2 publication Critical patent/WO2002031647A2/en
Publication of WO2002031647A3 publication Critical patent/WO2002031647A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/3668—Testing of software
    • G06F11/3672—Test management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Executing Machine-Instructions (AREA)
  • Stored Programmes (AREA)

Abstract

A system, method and article of manufacture are provided for processing instruction of an embedded application. A microprocessor is emulated in reconfigurable logic. Control functions are also implemented in reconfigurable logic. The emulated microprocessor processes the instructions. Each instruction is processed in a minimum number of clock cycles required for accessing an external instruction and data memory.
PCT/GB2001/004531 2000-10-12 2001-10-11 System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions WO2002031647A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002210676A AU2002210676A1 (en) 2000-10-12 2001-10-11 System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US68748100A 2000-10-12 2000-10-12
US09/687,481 2000-10-12
US09/859,051 US20020072893A1 (en) 2000-10-12 2001-05-16 System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions
US09/859,051 2001-05-16

Publications (2)

Publication Number Publication Date
WO2002031647A2 WO2002031647A2 (en) 2002-04-18
WO2002031647A3 true WO2002031647A3 (en) 2003-11-20

Family

ID=27104014

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2001/004531 WO2002031647A2 (en) 2000-10-12 2001-10-11 System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions

Country Status (2)

Country Link
AU (1) AU2002210676A1 (en)
WO (1) WO2002031647A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI636366B (en) * 2017-11-22 2018-09-21 緯穎科技服務股份有限公司 Processing method and computer system of data redundancy
CN109802872B (en) * 2019-03-19 2021-07-30 北京信而泰科技股份有限公司 Message capturing method, device and equipment
US11403433B2 (en) 2020-01-17 2022-08-02 Visa International Service Association System, method, and computer program product for encrypting sensitive data using a field programmable gate array

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5966515A (en) * 1996-12-31 1999-10-12 Unisys Corporation Parallel emulation system and method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5966515A (en) * 1996-12-31 1999-10-12 Unisys Corporation Parallel emulation system and method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CHAN T ET AL: "A first pass ASIC development methodology using logic emulation", ASIC CONFERENCE AND EXHIBIT, 1994. PROCEEDINGS., SEVENTH ANNUAL IEEE INTERNATIONAL ROCHESTER, NY, USA 19-23 SEPT. 1994, NEW YORK, NY, USA,IEEE, PAGE(S) 214-218, ISBN: 0-7803-2020-4, XP010140488 *
GSCHWIND G ET AL: "An extendible MIPS-I processor kernel in VHDL for hardware/software co-design", PROCEEDINGS OF EURO-DAC '96: EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VDL '96 AND EXHIBITION. GENEVA, SEPT. 16 - 20, 1996, PROCEEDINGS OF EURO-DAC: EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VDL AND EXHIBITION, LOS ALAMITOS, IEEE COMP. SO, ISBN: 0-8186-7573-X, XP010198651 *

Also Published As

Publication number Publication date
WO2002031647A2 (en) 2002-04-18
AU2002210676A1 (en) 2002-04-22

Similar Documents

Publication Publication Date Title
WO1999036845A3 (en) Vliw processor processes commands of different widths
WO2000038060A3 (en) Interrupt/software-controlled thread processing
AU2003289301A1 (en) Software execution control system and software execution control program
HK1037248A1 (en) Method of executing microprocessor instructions, associated microprocessor and data processing system.
WO2002008889A3 (en) System, method and article of manufacture for controlling peripherals and processing data on a system having no dedicated storage program and no central processing unit
AU2002210677A1 (en) System, method, and article of manufacture for emulating a microprocessor in reconfigurable logic
WO2003036508A3 (en) Stream processor with cryptographic co-processor
WO2002003208A3 (en) Method and apparatus for secure execution using a secure memory partition
WO2003010656A3 (en) System and method for executing update instructions on a wireless communications device
DE60326663D1 (en) Virtualization system and data access control process
EP1389316A4 (en) System, method, and computer program product for configuring computing systems
WO2004051444A3 (en) Providing a secure execution mode in a pre-boot environment
WO1997035244A3 (en) Central processing unit including a preprocessor which scans instruction sequences for dsp functions
AU2002332107A1 (en) Method, system, and program for configuring system resources
JP3124258B2 (en) User programmable circuit for data processing equipment
HK1044827A1 (en) A computer processor, a method and a system of checking a computer instruction and a corresponding computer system.
WO2005050445A3 (en) An apparatus and method for an automatic thread-partition compiler
GB2358261B (en) Data processing with native and interpreted program instruction words
AU5552000A (en) Conditional instruction execution in a computer
TW362188B (en) Shared BIOS ROM warm boot
WO2003090067A3 (en) System for expanded instruction encoding and method thereof
WO2001086432A3 (en) Cryptographic data processing systems, computer program products, and methods of operating same, using parallel execution units
WO2004074962A3 (en) Allocation of processes to processors in a processor array
WO2004003738A3 (en) Generating code for a configurable microprocessor
WO2002057908A3 (en) A superscalar processor having content addressable memory structures for determining dependencies

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载