WO2002015590A1 - Procede de transfert de resolutions d'affichage informatique dans des trames mpeg-2 - Google Patents
Procede de transfert de resolutions d'affichage informatique dans des trames mpeg-2 Download PDFInfo
- Publication number
- WO2002015590A1 WO2002015590A1 PCT/FI2001/000720 FI0100720W WO0215590A1 WO 2002015590 A1 WO2002015590 A1 WO 2002015590A1 FI 0100720 W FI0100720 W FI 0100720W WO 0215590 A1 WO0215590 A1 WO 0215590A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- mpeg2
- display
- resolution
- image
- converted
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 230000015654 memory Effects 0.000 claims abstract description 33
- 230000005540 biological transmission Effects 0.000 claims description 6
- 238000006243 chemical reaction Methods 0.000 description 6
- 101000969688 Homo sapiens Macrophage-expressed gene 1 protein Proteins 0.000 description 5
- 102100021285 Macrophage-expressed gene 1 protein Human genes 0.000 description 5
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 238000012432 intermediate storage Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0224—Details of interlacing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0229—De-interlacing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/02—Handling of images in compressed format, e.g. JPEG, MPEG
Definitions
- MPEG Moving Pictures Expert Group
- the MPEG2 system has not been previously employed for transferring computer display resolutions.
- various computer display resolutions e.g. 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024 pixels
- the invention is based on converting computer display resolutions into a suitable format for the MPEG2 transfer system.
- a memory buffer is used as an intermediate storage into which the display resolution is transferred.
- the display resolution is read from the memory in interlaced form and at an output frequency differing from the input frequency, the output frequency being adapted to the MPEG2 transfer system.
- MPEG1 The first significant international digital standard for compressing, storing and transferring moving pictures was MPEG1 (ISO/IEC 11172). MPEG1 makes possible the transfer of video stream typically at 352 x 240 resolution (MPEG1 was previously also known as MPEG).
- the MPEG2 standard (ISO/IEC 13818) has been extended in respect of the MPEG1 standard.
- the primary application of MPEG2 is transferring studio- quality video stream typically at 4-9 Mbps transfer rate.
- Typical MPEG2 display resolutions in use are 720 x 480 and 720 x 576.
- MPEG2 also defines higher resolutions, such as 1920 x 1080, 1440 x 1080 and 1280 x 720.
- the patent publication US-5,410,354 describes a method and a device for producing compressed and non-interlaced video signal.
- the MPEG1 system is employed for the image transfer, which system only supports non-interlaced video signal. This patent introduces a method which makes possible the transfer of non-interlaced video stream into TV systems.
- the patent publication EP-0926898 deals with picture encoding and decoding methods and an image processor.
- the publication introduces a method by means of which video images from various display sources can be transferred at the receiving terminal for viewing on different displays.
- Image coding is used for rescaling images for displays with different resolutions.
- the publication introduces a method for transferring 640 x 480 resolution images in the MPEG system. The method is based on the use of an image processor, and the publication does not disclose transfer of higher computer resolutions (such as 800 x 600, 1024 x 764 and 1280 x 1024) in the MPEG2 system.
- the aim of the invention is to provide a method which makes possible the transfer of various computer display resolutions (e.g. 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024) by using the MPEG2 transfer system, over long distances in real time, using inexpensive twisted pair cable or coaxial cable.
- various computer display resolutions e.g. 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024
- the present invention is based neither on the use of an image processor nor on the utilisation of image rescaling, but according to the invention, the original computer display resolution is restored as such at the receiving terminal.
- the computer display resolution is converted into a suitable format for the MPEG2 transfer system.
- a memory buffer is used as an intermediate storage into which the display resolution is transferred and from which the display resolution is read in interlaced form and at a different frequency, which is adapted to the frequency values of the display frame used in the MPEG2 image transfer system.
- the computer display resolution can be encapsulated in an MPEG2 resolution display frame as a part of the MPEG2 resolution image, and the MPEG2 resolution display frame can be employed for transferring computer display resolutions.
- Figure 1 shows a block diagram of the encoder unit used in the transfer system according to the invention
- Figure 1A shows an alternative embodiment of the memory used in the encoder unit shown in Figure 1;
- Figure IB illustrates the emplacement of computer display resolutions into the MPEG2 resolution frame which is implemented in the encoder unit shown in Figure 1;
- Figure 2 shows one potential embodiment of the decoder unit used at the receiving terminal in the transfer system according to the invention.
- the signal in a DVI connector 3a is serially encoded and in T.M.D.S. (Transmission Minimised Digital Signal) format.
- the incoming signal from the display adapter connector 3a is decoded by a receiver circuit 5. After this, the decoded signal is typically in digital R,G,B format, 8 bits each. This signal is stored in a memory unit 6a, 6b.
- the system may employ so-called field memories 6a, 6b.
- a field memory is a dual-port memory circuit operating serially in the same manner as a FIFO memory (First In First Out). One port is usually dedicated for data writing operations and the other port for data reading operations. Both ports can be accessed simultaneously and asynchronously, independently of one another.
- Field memories were originally designed for storing video images such as still images in a VCR. The control capabilities of field memories are limited compared to normal SRAM or DRAM memories, but sufficient and simple for guiding video image flow in and out.
- the field memories are comprised of two memory banks 6a, 6b to which the non-interlaced image created by the computer is transferred digitally in such a way that even horizontal lines are stored in one and odd horizontal lines in the other field memory bank 6a, 6b.
- image transfer forward from the field memory banks in interlaced form is easy to carry out.
- SDRAM Synchronous Dynamic Random Access Memory
- the frequency conversion By means of the memory 6a, 6b (or 6) is also carried out the frequency conversion: f(PC monitor) -> f(video).
- the frequency values of a display signal are adapted to correspond to the frequency values of the frame used in the MPEG2 image transfer system.
- MPEG2 resolutions e.g. 720 x 480, 720 x 576, 1920 x 1080, 1440 x 1080, 1280 x 720
- the table below represents a list of examples of appropriate MPEG2 resolution frames, which can be used for transferring computer display resolutions.
- a computer display resolution is encapsulated in an MPEG2 resolution frame as a part of an MPEG2 resolution display, and the MPEG2 resolution frame is used for transferring a computer display resolution.
- Figure IB shows an example of how a computer resolution display can be encapsulated, for example, in the centre of an MPEG2 frame, whereby on the bottom, top and both sides remain areas which can be filled, for example, with black colour.
- the display signal has thus been adapted to an MPEG2 encoder 7. If the MPEG2 encoder circuit accepts a non-interlaced input signal, the memory is used only for frequency conversion.
- the MPEG2 encoder circuit 7 compresses the display signal for transmission. As output is obtained a clock signal and a serial data signal, which are converted into a differential format using a dedicated converter circuit 9 before line transmission.
- the signal is received at the display decoder unit 10-13 shown in Figure 2, first in a decoder circuit 10, which converts the differential display signal into a suitable format for the MPEG2 decoder circuit 11.
- the image is stored in a memory bank 12a, 12b if the image is displayed on a non-interlaced monitor.
- the display signal frequencies are converted to correspond to the frequency values of computer display resolution frames and the interlaced image is converted into non-interlaced form.
- the MPEG2 encoder circuit 7 accepts a non-interlaced display signal, the memory is used only for frequency conversion. The blank black areas on the top, bottom and both sides of the frame are removed.
- the decoder unit can have a digital or analog output and it can control a TV, a monitor or flat display panels.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Television Systems (AREA)
- Controls And Circuits For Display Device (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001282195A AU2001282195A1 (en) | 2000-08-16 | 2001-08-15 | Method for transferring computer display resolutions in mpeg2 frames |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20001816A FI110376B (fi) | 2000-08-16 | 2000-08-16 | Menetelmä tietokoneresoluutioisen kuvan siirtämiseksi MPEG2-järjestelmässä reaaliajassa |
FI20001816 | 2000-08-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002015590A1 true WO2002015590A1 (fr) | 2002-02-21 |
Family
ID=8558905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FI2001/000720 WO2002015590A1 (fr) | 2000-08-16 | 2001-08-15 | Procede de transfert de resolutions d'affichage informatique dans des trames mpeg-2 |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU2001282195A1 (fr) |
FI (1) | FI110376B (fr) |
WO (1) | WO2002015590A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002091750A3 (fr) * | 2001-05-10 | 2004-01-08 | Amulet Electronics Ltd | Codage de video numerique en vue de sa transmission par cablage de donnees standard |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410354A (en) * | 1993-07-07 | 1995-04-25 | Rca Thomson Licensing Corporation | Method and apparatus for providing compressed non-interlaced scanned video signal |
EP0740474A2 (fr) * | 1995-04-27 | 1996-10-30 | Oki Electric Industry Co., Ltd. | Dispositif et méthode de codage et de décodage vidéo avec des possibilités de télétexte |
WO1999009747A1 (fr) * | 1997-08-14 | 1999-02-25 | Samsung Electronics Co., Ltd. | Dispositif de videotransmission utilisant la compression video intratrame uniquement et compatible mpeg-2 |
EP0926898A1 (fr) * | 1997-07-11 | 1999-06-30 | Sony Corporation | Dispositif et procede de codage, de decodage et de traitement d'image |
EP0933942A1 (fr) * | 1997-07-15 | 1999-08-04 | Matsushita Electric Industrial Co., Ltd. | Emetteur, recepteur et vecteur pour signal d'image progressif |
-
2000
- 2000-08-16 FI FI20001816A patent/FI110376B/fi not_active IP Right Cessation
-
2001
- 2001-08-15 AU AU2001282195A patent/AU2001282195A1/en not_active Abandoned
- 2001-08-15 WO PCT/FI2001/000720 patent/WO2002015590A1/fr active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410354A (en) * | 1993-07-07 | 1995-04-25 | Rca Thomson Licensing Corporation | Method and apparatus for providing compressed non-interlaced scanned video signal |
EP0740474A2 (fr) * | 1995-04-27 | 1996-10-30 | Oki Electric Industry Co., Ltd. | Dispositif et méthode de codage et de décodage vidéo avec des possibilités de télétexte |
EP0926898A1 (fr) * | 1997-07-11 | 1999-06-30 | Sony Corporation | Dispositif et procede de codage, de decodage et de traitement d'image |
EP0933942A1 (fr) * | 1997-07-15 | 1999-08-04 | Matsushita Electric Industrial Co., Ltd. | Emetteur, recepteur et vecteur pour signal d'image progressif |
WO1999009747A1 (fr) * | 1997-08-14 | 1999-02-25 | Samsung Electronics Co., Ltd. | Dispositif de videotransmission utilisant la compression video intratrame uniquement et compatible mpeg-2 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002091750A3 (fr) * | 2001-05-10 | 2004-01-08 | Amulet Electronics Ltd | Codage de video numerique en vue de sa transmission par cablage de donnees standard |
Also Published As
Publication number | Publication date |
---|---|
FI20001816L (fi) | 2002-02-17 |
FI20001816A0 (fi) | 2000-08-16 |
AU2001282195A1 (en) | 2002-02-25 |
FI110376B (fi) | 2002-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5689800A (en) | Video feedback for reducing data rate or increasing quality in a video processing system | |
US5634040A (en) | Data communication apparatus and method having concurrent image overlay function | |
US5970233A (en) | Multiple codecs for video encoding format compatibility | |
US6151075A (en) | Device and method for converting frame rate | |
US6256045B1 (en) | Device and method for processing picture in MPEG decoder | |
US7880808B2 (en) | Video signal processing apparatus to generate both progressive and interlace video signals | |
US6665343B1 (en) | Methods and arrangements for a converting a high definition image to a lower definition image using wavelet transforms | |
US8111932B2 (en) | Digital image decoder with integrated concurrent image prescaler | |
US6124881A (en) | System for generating composed signals of multiple pictures for use in a video conference system | |
US6256350B1 (en) | Method and apparatus for low cost line-based video compression of digital video stream data | |
CA2204219C (fr) | Transcodage video utilisant un format de codage intermediaire | |
US5732205A (en) | Color conversion using 4.5 bit palette | |
US6487248B1 (en) | Video decoding device of a TV receiver | |
US6188727B1 (en) | Simplicity HDTV video decoder and its decoding method | |
US20070122045A1 (en) | System for scaling a picture unit from a first video resolution format to a second video resolution format | |
US20060008154A1 (en) | Video compression and decompression to virtually quadruple image resolution | |
WO2002015590A1 (fr) | Procede de transfert de resolutions d'affichage informatique dans des trames mpeg-2 | |
US5854892A (en) | Video conferencing decoder engine with direct signaling to encoder engine for relaying of decoded data | |
EP0932977B1 (fr) | Dispositif et procede pour generer des messages affiches a l'ecran en utilisant un doublage de champ | |
US5768507A (en) | Method and apparatus for overcoming a slope overload condition while using differential pulse code modulation scheme | |
KR20000052205A (ko) | 디지털 신호처리장치에서의 동화상 처리방법 | |
JP3514785B2 (ja) | 画像通信端末 | |
KR100393382B1 (ko) | 디지탈비디오디코딩장치및방법 | |
JPH0818934A (ja) | 画像通信装置 | |
KR20020052220A (ko) | 엠펙을 이용한 고화소 화상의 영상데이터 압축전송 및수신방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ CZ DE DE DK DK DM DZ EC EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |