+

WO2001023977A2 - Controleur de carte de reseau pc possedant des capacites evoluees de remise a zero de gestion de puissance - Google Patents

Controleur de carte de reseau pc possedant des capacites evoluees de remise a zero de gestion de puissance Download PDF

Info

Publication number
WO2001023977A2
WO2001023977A2 PCT/US2000/026070 US0026070W WO0123977A2 WO 2001023977 A2 WO2001023977 A2 WO 2001023977A2 US 0026070 W US0026070 W US 0026070W WO 0123977 A2 WO0123977 A2 WO 0123977A2
Authority
WO
WIPO (PCT)
Prior art keywords
signal
registers
reset
power
controller
Prior art date
Application number
PCT/US2000/026070
Other languages
English (en)
Other versions
WO2001023977A3 (fr
WO2001023977A9 (fr
Inventor
Yishao Max Huang
James Lam
Rajesh B. Koilada
Jeng-Luen Allen Li
Original Assignee
O2 Micro International Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by O2 Micro International Limited filed Critical O2 Micro International Limited
Priority to AU76068/00A priority Critical patent/AU7606800A/en
Publication of WO2001023977A2 publication Critical patent/WO2001023977A2/fr
Publication of WO2001023977A3 publication Critical patent/WO2001023977A3/fr
Publication of WO2001023977A9 publication Critical patent/WO2001023977A9/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Definitions

  • the present invention relates to a PC card controller having advanced power management and register reset capabilities. More particularly, the present invention relates to a PC card controller that support register reset capabilities for advanced power management modes. Particular utility of the present invention is a cardbus controller supporting advanced power management capabilities for a plurality of expansion cards for portable computer devices; although other utilities are contemplated herein. 2.
  • PCI devices in portable notebook computers supported the following power states: (1) power on state, (2) power off state, (3) low power (sleep) state accomplished by turning off internal clock signals and (4) a suspended state by powering off most of the system power.
  • this approach has numerous limitations.
  • a device which has an internal clock for example, an internal PLL generated clock
  • the operating system normally has no data about the status of various devices, the OS may falsely interpret the timed out device as failed.
  • Figure 1 depicts conventional registers 12, 14 and 16 of a conventional Cardbus controller 10.
  • PCI configuration registers 12 that provide interface information between the controller 10 and a PCI bus
  • Cardbus control registers 14 that generate internal instructions and commands for cardbus control
  • proprietary registers 16 (implemented by the specific design manufacturer of the controller which may include general I/O registers, specific pinout registers, etc.).
  • PCI reset signal is used to reset registers 12, 14 and 16.
  • ACPI Advanced Configuration and Power Interface Specifications
  • PCI committee defined the PCI power management specification to tackle these problems.
  • the PCMCIA committee (also based on the PCI power management specification) defined the cardbus power management specification so that most of the PCI devices (including cardbus controllers) used in portable computers are modified to adapt advanced power management specifications.
  • the PCI bus is defined into DO, D 1 , D2, D3_HOT and D3_COLD states.
  • Legacy PCI devices typically automatically support DO (power on) and D3_COLD (power off) states.
  • the D 1 , D2 and D3_HOT states are varying levels of power saving states advanced under these specifications. In general, the Dl states consumes less power than the DO state, the D2 state consumes less power than the Dl state, and so on.
  • AUXVCC a new power supply
  • the AUX VCC is a new power definition which can be used to maintain certain logic when the main source, known as PCI VCC, is in an off state.
  • PCI VCC main source
  • AUX VCC was added to maintain certain logic at a predefined minimum value while permitting the rest of the system to be turned off.
  • AUX VCC supplies power to these registers to permit wake up and identification when the system is switched from D3 COLD state to DO state.
  • the power management and proprietary registers need to maintain data therein to instruct the operating system properly, so that upon a wake up command the operating system can identify which device has instructed a wake up.
  • the controller receives a request to wake up from the D3 COLD state back to the DO state, the AUX VCC signal permits the appropriate power management registers to remain active and process this request.
  • the operating system receives the proper information from the devices seeking this request.
  • the power management and proprietary registers block system resets when the requesting devices goes from a D3_COLD state (to another state) by checking the power state registers.
  • cardbus devices have difficulty determining whether the data contained in the power state registers are correct, or just random values.
  • a typical example in the cardbus controller is the cardbus socket power registers. Since there are different types of PC cards, and if the socket power is not initialized correctly, the controller may erroneously apply a 5 volt power to a 3 volt card, which can damage the card before the bios determines the error. Thus, there is a recognized need to properly reset the power management and proprietary registers when the system is powered up from a total power off state. The simplest way to accomplish a power up reset would be to provide an additional pin on the controller and use that as a global reset of the appropriate registers.
  • cardbus controller technology is a mature technology, and different manufacturers implement different pin configurations and most of the pins are multiplexed to perform different functions so that pin out arrangements are at a minimum.
  • power on reset capabilities to reset the PCI and cardbus power management registers and proprietary registers without any changes in pin assignments or wiring layouts.
  • a cardbus controller that supports advanced power management specifications without requiring additional pinout arrangement or reassignment of pin functionality, so that the controller of the present invention can be implemented in current computer system without a the need for retooling or re-layout of system board circuitry and wiring diagrams. It is one object of the present invention to provide a cardbus controller that includes power on reset circuitry to reset power management enable (PME) registers during a reset period, thereby ensuring that these registers correctly identify the power management capabilities of the controller. It is another object of the present invention to provide a cardbus controller that includes blocking circuitry to block conventional reset signals from resetting power management registers after an initial reset period.
  • PME reset power management enable
  • the present invention provides a PC card controller, comprising power management enable (PME) registers, a trigger signal that changes state when power is first applied to the power management enable registers, and power on reset circuitry that receives the trigger signal and generates a first reset signal to reset the PME registers when power is first applied to the PME registers.
  • PME power management enable
  • the present invention also provides a CardBus controller, comprising power management enable (PME) registers; PCI and CardBus power management registers; a trigger signal that changes state when power is first applied to the PME, PCI and Cardbus registers; and power on reset circuitry receiving the trigger signal and generating a first reset signal to reset the PME registers.
  • the present invention includes blocking circuitry that receives a conventional reset signal for the PCI and CardBus registers, and a control signal indicative of the state of the PME registers.
  • the blocking circuitry generates a second reset signal to reset the PCI and CardBus registers. If the control signal is disabled, the blocking circuitry generates the second reset signal to reset the PCI and CardBus registers based on the conventional reset signal. If the control signal is enabled, the blocking circuitry disables the second reset signal to prevent additional resets of the PCI and CardBus registers, regardless of the sate of the conventional reset signal.
  • the present invention also provides a method for resetting one or more registers of a PC card controller, comprising the steps of: choosing a triggering signal that changes power levels when power is first applied to power management enable (PME) registers; generating a reset signal based on said triggering signal; and resetting said PME registers using said reset signal.
  • the method further comprises the steps of: generating a second reset signal; and resetting power management registers with said second reset signal.
  • the method may further include the steps of generating a control signal indicative of the reset state of said PME registers; and ANDing said first control signal and a conventional reset signal and generating said second reset signal.
  • the method may include the steps of: instructing the reset PME register to change state; changing the state of said control signal; and blocking additional resets of said power management registers.
  • Figure 1 depicts a block diagram of registers in a conventional PC card controller
  • Figure 2 is a system-level block diagram of relevant portions of the controller of the present invention that supports advanced power management specifications and includes power on reset circuitry to reset certain registers during power on periods
  • Figure 3 is an exemplary timing diagram for generating a power on reset signal in the power on reset circuitry of Figure 2
  • Figure 4 is an exemplary flowchart depicting the process of generating a power on reset signal according to the present invention
  • Figure 5 is an alternative example of power on circuitry used by the controller of Figure 2.
  • FIG. 2 depicts an exemplary block diagram of the cardbus controller 20 of the present invention that supports advanced power management specifications (such as provided by the ACPI specifications) and includes power on reset management.
  • controllers that support power management specifications include conventional PCI configuration registers 12, Cardbus control registers 14, and PCI and cardbus power management registers 22, and PME enable registers 50.
  • Registers 22 are provided to identify and specify advanced power management protocols, such as the DO, Dl, D2, and D3 states, discussed above.
  • Registers 22 may also include proprietary registers, as may be provided by a specific manufacturer, for example the OZ6833 cardbus controllers manufactured and sold by O2Micro International Limited.
  • the PME enable registers 50 provide wake-up functionality for the advanced power management operating modes.
  • An instruction form the operating system enables these registers, OS input 56, thereby permitting the PCI and Cardbus power management registers 22 to support wake-up functionality (distinct from the power modes DO, D 1 , D2, D3_hot and D3_cold, described above).
  • the POR circuitry 30 uses AUXVCC as a trigger signal to generate reset signal 34 Rl .
  • Rl resets the PME enable registers 50 to their initial or default state. By default, registers 50 generate a signal 24 (low) that indicates the power management events (PME) are disabled (i.e., wake-up functions are not supported).
  • the PCI reset signal 18 is asserted (active high) to, among other things, reset registers 12 and 14.
  • registers 22 are reset by R2, which is the PCI reset signal 18.
  • the instruction to support PME is provided by the operating system, via OS input 56, to the PME enable registers 50. If such an instruction is sent to the registers 50, signal 24 changes state from disable (low) to enabled (high). Therefore, registers 22 can no longer be reset by the assertion of the PCI reset signal 18, and thus, these registers are protected during normal operation.
  • the present invention provides reset of registers 50 and 22 during power on or initialization periods, ensuring the accuracy of the data in these registers, and blocks the reset of registers 22 during normal operations to protect the data in these registers.
  • reset of the registers occurs utilizing an existing signal so that additional pins are not required for the controller 20.
  • the present invention includes power on reset (POR) circuitry 30 that generates a reset signal Rl (34) to reset the PME registers 50, based on a signal available during power on periods.
  • the POR circuitry generates the reset signal 34 based on the AUXVCC signal, defined by the ACPI specification. This signal is preferable since it does not change state once a reset period is over.
  • power on reset is defined as a time when the controller goes from no power being supplied to the controller 20, including PCI VCC (not shown) and AUXVCC 32, such as may be the case when the computer system (within which the controller 20 of the present invention is installed) is not plugged in or lacks battery power, to when power is first applied.
  • PCI VCC not shown
  • AUXVCC 32 such as may be the case when the computer system (within which the controller 20 of the present invention is installed) is not plugged in or lacks battery power, to when power is first applied.
  • the controller 20 is adapted to comply with advanced power management specifications (ACPI) registers 22 require resetting during this time period (for example off to DO state) and no reset thereafter (for example D3_cold to DO state), until a power on period occurs again.
  • ACPI advanced power management specifications
  • power management registers 22 include PCI power management preserve registers and/or Cardbus power management registers and/or proprietary registers. These registers, as is understood in the art, define various power management capabilities (e.g., DO, Dl, D2, D3_hot and D3_cold power management states), as well supply voltage (e.g., 5V, 3.3V, 3V, etc) and power requirements of PC cards controlled by the present invention.
  • FIG. 3 depicts a timing diagram for the POR circuitry 30.
  • the AUXVCC 32 signal changes from low to high as shown.
  • POR circuitry 30 generates a reset signal 34 (Rl), as described below.
  • the relevant portions of the AUXVCC signal during ramp up include V s and V t t,.
  • the reset signal is applied before the threshold voltage V th of AUXVCC (i.e., before AUXVCC can be considered high by the appropriate logic).
  • V s defines the start period for the reset signal and is generally triggered by sufficient voltage on the AUXVCC signal.
  • the time period between V s and V th defines the time period, tPOR, in which the power on reset signal is generated.
  • Rl is active low since typically PME registers require an active low reset signal. If PME registers 50 require an active high signal, the POR circuitry may be adapted with an inverter.
  • the POR circuitry 30 can include RC circuitry that is adapted to trigger at the threshold voltage Vth, as shown in Figure 2. However, those skilled in the art will recognize that other circuitry may be used to generate signals similar to that shown in Figure 2, and all such circuitry is deemed equivalent to the present invention.
  • Rl is generated in the manner described above to reset the PME enable registers 50. By default, PME is disabled, and these registers generate a disabled (low) signal 24.
  • Inputs to AND gate 38 are the PCI reset signal 18 and the PME signal 24. If, at some later time, the operating system directs the controller to support wake-up functions, a signal is sent to the PME enable registers 50, via OS signal input 56, to enable the PME enable register.
  • the PME enable register 50 changes the state of the enable signal 24 from low (disabled) to high (enabled).
  • the output of the AND gate 38 is always low, and thus a PCI reset cannot reset registers 22 (since R2 is low regardless of the state of the PCI reset signal). This ensures that registers 22 and registers 50 are not reset by a future application of a PCI reset signal.
  • registers 22 operate to control the advanced power management states: DO, Dl, D2, D3_hot and D3 cold.
  • Figure 2 also depicts the generation of internal reset signals for certain power management states required by the ACPI specification.
  • registers 22 control the cardbus controller to enter this state. If the state is changed, for example from D3_hot to DO, registers 22 generate a wake signal 42 to logic 44. Logic 44 receives this wake signal, and in turn generate an ACPI reset signal 28.
  • ACPI reset signal is an internal reset signal that resets the PCI configuration registers 12, and the cardbus control registers 14 when there is a request to change from D3_hot to DO states. If the PME signal 24 remains disabled, ACPI reset signal 28 also resets the PCI and Cardbus power management registers and proprietary registers 22.
  • Figure 4 depicts a cardbus controller 20' and another example of POR circuitry 300
  • the POR circuitry 30' is comprised of a flip-flop circuit 46 that generates Rl 34 based on the states of AUXVCC 32 and PCI reset 18.
  • PCI reset is used as the trigger for the flip-flop 46.
  • the remaining portions of the circuit operate identically to the circuit shown in Figure 2. Since the state of PCI reset can and will change during normal operations, and since the state of AUXVCC only changes state upon a power on condition, it is important to configure the flip-flop such that once the reset signal changes state twice, the output Rl is always the same until of course, another power on event occurs), to prevent continuous resetting of the PME enable registers.
  • PCI reset is initially asserted to reset the power management registers 22. After a predetermined time, the PCI reset signal is de-asserted. At this event, Rl must also be de-asserted, until AUXVCC is reasserted (i.e., until power is removed from and reapplied to the controller). Alternatively, the AUXVCC signal can be used as the trigger signal, and additional timing circuitry (not shown) can be added so that after a predetermined time Rl is disabled a s a reset.
  • Figure 5 is a flowchart 100 of the preferred Power On Reset operation of the cardbus controller 20 or 20' of the present invention. The process starts with a power on reset 102, as described above.
  • a signal is chosen that changes state during the power on period 104. Since this applications is directed to a methodology for resetting from a total power off condition, most, if not all, signals associated with the cardbus controller would meet this requirement. Thus, it is desirable to also choose a signal that does not change state once the power up period is over. In the preferred embodiment this signal is the AUXVCC signal, although other signals meeting these criteria may be chosen instead.
  • the signal chosen in step 104 e.g., the AUXVCC signal, is assigned as the trigger signal 106. Using the AUXVCC signal as a trigger, a POR (power on reset) signal is generated 108.
  • the POR signal resets the PME enable registers 110, and the PME default state signal (or flag signal) is thereby generated 114. Also, the power management and proprietary registers are reset by the POR signal 112.
  • the state of the PME default signal does not change states unless instructed to do so, for example via an instruction sent by the operating system (OS).
  • the controller determines if the OS has changed the state of the PME default state signal 116. If the state is changed, then the controller blocks future resets of the power management and proprietary registers 1 18. If the PME signal does not change states, the controller permits future additional resets of the power management and proprietary registers 120.
  • the controller of the present invention satisfies the aims and objectives stated herein by providing power on reset management for PCI and cardbus power management registers (and proprietary registers) utilizing an existing cardbus controller pin assignment.
  • the use of additional pins and/or re-wiring of system components is avoided.
  • the description of the block diagrams of Figures 2 and 4 assumes that the reset signal Rl is active low. However, an active high signal may be used instead (if required) by inverting the Rl signal.
  • the exemplary states of the signals described herein may be changed, based on the specific requirements.
  • the cardbus controller would include other conventional components such as PCI interface circuitry to exchange commands and data between the controller and a host computer system along a PCI bus.
  • PC card access logic would be included, which may comprise cardbus access control logic and/or conventional PC card access control logic (e.g., PCMCIA Typel/II/III) and/or other PC expansion card technology.
  • PCMCIA Typel/II/III PCMCIA Typel/II/III

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Power Sources (AREA)

Abstract

Contrôleur de carte d'expansion de réseau PC de gestion de puissance comprenant un circuit de remise à zéro permettant de remettre à zéro les registres de validation de gestion de puissance pendant une période de remise à zéro, ce qui fait en sorte que les registres PME identifient correctement les capacités de gestion de puissance du contrôleur. Une fois que les registres PME sont remis à zéro, une instruction peut modifier l'état des registres à partir d'un état de remise à zéro comportant des défauts jusqu'à un état supportant des capacités évoluées de gestion de puissance, par exemple des fonctions de réveil. De plus, ce contrôleur comporte un circuit de blocage servant à empêcher des signaux de remise à zéro classiques de remettre à zéro les registres de gestion de puissance et les registres propriétaires si le registre PME reçoit l'instruction de changer d'état, ce qui préserve les données contenues dans ces registres de gestion de puissance et propriétaires d'événements de remise à zéro futurs. Ce contrôleur répond à des spécifications évoluées de gestion de puissance sans qu'il soit nécessaire d'effectuer un apport supplémentaire de broches ou de réaffecter la fonctionnalité des broches, de sorte qu'on peut le mettre en application dans un système informatique courant sans réinstrumenter ou réimplanter le circuit de carte système et les schémas électroniques.
PCT/US2000/026070 1999-09-29 2000-09-22 Controleur de carte de reseau pc possedant des capacites evoluees de remise a zero de gestion de puissance WO2001023977A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU76068/00A AU7606800A (en) 1999-09-29 2000-09-22 Pc card controller with advanced power management reset capabilities

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15681199P 1999-09-29 1999-09-29
US60/156,811 1999-09-29

Publications (3)

Publication Number Publication Date
WO2001023977A2 true WO2001023977A2 (fr) 2001-04-05
WO2001023977A3 WO2001023977A3 (fr) 2001-08-30
WO2001023977A9 WO2001023977A9 (fr) 2001-09-20

Family

ID=22561191

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/026070 WO2001023977A2 (fr) 1999-09-29 2000-09-22 Controleur de carte de reseau pc possedant des capacites evoluees de remise a zero de gestion de puissance

Country Status (3)

Country Link
AU (1) AU7606800A (fr)
TW (1) TW499636B (fr)
WO (1) WO2001023977A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW556421B (en) 2002-08-15 2003-10-01 Htc Corp Circuit and operating method for integrated interface of PDA and wireless communication system

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008846A (en) * 1988-11-30 1991-04-16 Kabushiki Kaisha Toshiba Power and signal supply control device
US5019996A (en) * 1988-08-29 1991-05-28 Advanced Micro Devices, Inc. Programmable power supply level detection and initialization circuitry
US5396635A (en) * 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5630090A (en) * 1994-01-05 1997-05-13 Norand Corporation Apparatus for and methods of providing a safe-stop mode for a microprocessor operating in a PSRAM-memory environment
US5809312A (en) * 1994-09-30 1998-09-15 Cypress Semiconductor Corp. Power-on reset control circuit
US5878264A (en) * 1997-07-17 1999-03-02 Sun Microsystems, Inc. Power sequence controller with wakeup logic for enabling a wakeup interrupt handler procedure
US6085327A (en) * 1998-04-10 2000-07-04 Tritech Microelectronics, Ltd. Area-efficient integrated self-timing power start-up reset circuit with delay of the start-up reset until the system clock is stabilized

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5019996A (en) * 1988-08-29 1991-05-28 Advanced Micro Devices, Inc. Programmable power supply level detection and initialization circuitry
US5008846A (en) * 1988-11-30 1991-04-16 Kabushiki Kaisha Toshiba Power and signal supply control device
US5396635A (en) * 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5630090A (en) * 1994-01-05 1997-05-13 Norand Corporation Apparatus for and methods of providing a safe-stop mode for a microprocessor operating in a PSRAM-memory environment
US5809312A (en) * 1994-09-30 1998-09-15 Cypress Semiconductor Corp. Power-on reset control circuit
US5878264A (en) * 1997-07-17 1999-03-02 Sun Microsystems, Inc. Power sequence controller with wakeup logic for enabling a wakeup interrupt handler procedure
US6085327A (en) * 1998-04-10 2000-07-04 Tritech Microelectronics, Ltd. Area-efficient integrated self-timing power start-up reset circuit with delay of the start-up reset until the system clock is stabilized

Also Published As

Publication number Publication date
TW499636B (en) 2002-08-21
WO2001023977A3 (fr) 2001-08-30
WO2001023977A9 (fr) 2001-09-20
AU7606800A (en) 2001-04-30

Similar Documents

Publication Publication Date Title
KR100368079B1 (ko) 컴퓨터 및 컴퓨터의 전원 제어 방법
US7117377B2 (en) Computer apparatus, power supply control method and program for reducing the standby power requirement in a computer supporting a wake-up function
EP1325402B1 (fr) Transition de mode d'alimentation pour un processeur
US6675303B1 (en) PC card controller with advanced power management reset capabilities
US6067627A (en) Core section having asynchronous partial reset
US7437575B2 (en) Low power mode for device power management
US5561384A (en) Input/output driver circuit for isolating with minimal power consumption a peripheral component from a core section
US5898232A (en) Input/output section of an integrated circuit having separate power down capability
JP3974510B2 (ja) コンピュータ装置、電力管理方法、およびプログラム
KR20020050270A (ko) 환경에 따른 프로세서의 작동 파라미터의 동적 조절방법
US6405320B1 (en) Computer system performing machine specific tasks before going to a low power state
JP2006252570A (ja) 複数電圧印加における自動電圧検出
KR20010088320A (ko) 컴퓨터의 전원 제어 방법, 전원 제어 장치 및 컴퓨터
KR100392451B1 (ko) 휴대용 컴퓨터 시스템 및 그의 제어방법
WO2001027728A1 (fr) Reduction de consommation d'energie en mode veille par utilisation d'une tension de base minimum necessaire au maintien de l'etat d'un systeme
EP2102754B1 (fr) Génération d'horloge pour accès mémoire sans oscillateur local
CN111741518A (zh) 一种WiFi芯片电路及WiFi装置
KR101128352B1 (ko) 유에스비 컨트롤러 및 그것의 절전모드 제어 방법
US5968178A (en) Circuit and method for resetting a microcontroller
KR101929044B1 (ko) Pwm 제어 ic를 통한 시스템 에너지 절감 방법
KR102214153B1 (ko) Vid를 이용한 컴퓨터 시스템의 에너지 절감 방법
KR101978323B1 (ko) Gpio 포트를 활용한 효율적인 전력관리 장치 및 방법
WO2001023977A2 (fr) Controleur de carte de reseau pc possedant des capacites evoluees de remise a zero de gestion de puissance
US7120811B1 (en) Method and apparatus for detection of a power management state based on a power control signal controlling main power to the computer system and a power control signal controlling power to system memory and waking up therefrom
JP4143591B2 (ja) ウェイク・オン・ラン用のシステムおよび方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

AK Designated states

Kind code of ref document: C2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

COP Corrected version of pamphlet

Free format text: PAGES 1/5-5/5, DRAWINGS, REPLACED BY NEW PAGES 1/4-4/4; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase in:

Ref country code: JP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载