+

WO2001065691A3 - Procede et dispositif d'adaptation d'impedance active - Google Patents

Procede et dispositif d'adaptation d'impedance active Download PDF

Info

Publication number
WO2001065691A3
WO2001065691A3 PCT/US2001/005580 US0105580W WO0165691A3 WO 2001065691 A3 WO2001065691 A3 WO 2001065691A3 US 0105580 W US0105580 W US 0105580W WO 0165691 A3 WO0165691 A3 WO 0165691A3
Authority
WO
WIPO (PCT)
Prior art keywords
load
driver
current
voltage
impedance matching
Prior art date
Application number
PCT/US2001/005580
Other languages
English (en)
Other versions
WO2001065691A2 (fr
Inventor
Ramon Hernandez-Marti
Original Assignee
Schlumberger Ltd
Schlumberger Ca Ltd
Prad Res & Dev Nv
Schlumberger Surenco Sa
Schlumberger Technology Bv
Schlumberger Services Petrol
Schlumberger Holdings
Schlumberger Overseas
Schlumberger Services Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schlumberger Ltd, Schlumberger Ca Ltd, Prad Res & Dev Nv, Schlumberger Surenco Sa, Schlumberger Technology Bv, Schlumberger Services Petrol, Schlumberger Holdings, Schlumberger Overseas, Schlumberger Services Ltd filed Critical Schlumberger Ltd
Priority to GB0218952A priority Critical patent/GB2381974B/en
Priority to CA2401539A priority patent/CA2401539C/fr
Priority to AU2001245307A priority patent/AU2001245307A1/en
Publication of WO2001065691A2 publication Critical patent/WO2001065691A2/fr
Publication of WO2001065691A3 publication Critical patent/WO2001065691A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/28—Impedance matching networks
    • H03H11/30—Automatic matching of source impedance to load impedance

Landscapes

  • Dc Digital Transmission (AREA)
  • Amplifiers (AREA)

Abstract

L'invention concerne l'adaptation dynamique d'une impédance source (204, 304) à une impédance de charge (240, 340). Dans un mode de réalisation, un dispositif d'adaptation d'impédance active comprend un circuit d'attaque en tension (410) ayant une sortie reliée à une charge (442), un détecteur de courant de sortie (406) du circuit d'attaque en tension (410) vers la charge (442), un moyen de mise à l'échelle du courant de sortie (406) détecté par une valeur d'échelle (416), et un moyen permettant de soustraire une valeur représentant le courant de sortie détecté mis à l'échelle (420) à partir d'un signal d'entrée (402) du circuit d'attaque en tension (410). Dans un mode de réalisation, un dispositif d'adaptation d'impédance active comprend un circuit d'attaque en courant (510) ayant une sortie reliée à une charge (542), un détecteur de tension de sortie (508) du circuit d'attaque en courant (510) vers la charge (542), un moyen de mise à l'échelle de la tension de sortie détectée (508) par une valeur d'échelle (516) et un moyen permettant de soustraire une valeur représentant la tension de sortie détectée mise à l'échelle (520) à partir d'un signal d'entrée (502) du circuit d'attaque en courant (520).
PCT/US2001/005580 2000-02-29 2001-02-22 Procede et dispositif d'adaptation d'impedance active WO2001065691A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB0218952A GB2381974B (en) 2000-02-29 2001-02-22 Method and device for active impedance matching
CA2401539A CA2401539C (fr) 2000-02-29 2001-02-22 Procede et dispositif d'adaptation d'impedance active
AU2001245307A AU2001245307A1 (en) 2000-02-29 2001-02-22 Method and device for active impedance matching

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US18565600P 2000-02-29 2000-02-29
US60/185,656 2000-02-29
US09/790,257 2001-02-21
US09/790,257 US6509755B2 (en) 2000-02-29 2001-02-21 Method and device for active impedance matching

Publications (2)

Publication Number Publication Date
WO2001065691A2 WO2001065691A2 (fr) 2001-09-07
WO2001065691A3 true WO2001065691A3 (fr) 2002-12-27

Family

ID=26881345

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/005580 WO2001065691A2 (fr) 2000-02-29 2001-02-22 Procede et dispositif d'adaptation d'impedance active

Country Status (5)

Country Link
US (2) US6509755B2 (fr)
AU (1) AU2001245307A1 (fr)
CA (2) CA2401539C (fr)
GB (1) GB2381974B (fr)
WO (1) WO2001065691A2 (fr)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1148683A3 (fr) * 2000-03-01 2004-05-06 Virata Corporation Circuit hybride adaptatif pour la communication multiporteuse
US6801621B1 (en) * 2000-06-26 2004-10-05 Globespanvirata, Inc. Circuit and method for active termination of a transmission line interface
US6995162B2 (en) 2001-01-12 2006-02-07 Amgen Inc. Substituted alkylamine derivatives and methods of use
US7065143B1 (en) * 2001-02-26 2006-06-20 Nortel Networks Limited Method and design for increasing signal to noise ratio in xDSL modems
US6642741B2 (en) * 2001-06-01 2003-11-04 Tektronix, Inc. Electronically adjustable integrated circuit input/output termination method and apparatus
US6665347B2 (en) * 2001-06-28 2003-12-16 Cicada Semiconductor, Inc. Output driver for high speed Ethernet transceiver
JP3609363B2 (ja) * 2001-10-10 2005-01-12 沖電気工業株式会社 インタフェース回路
US6985005B1 (en) * 2001-11-20 2006-01-10 Silicon Image Differential amplifiers using asymmetric transfer characteristics to suppress input noise in output logic signals
US7346480B1 (en) * 2002-06-29 2008-03-18 Applied Wave Research, Inc. Impedance mismatch modeling in a data flow or discrete time based system simulation
US6838907B1 (en) * 2003-02-27 2005-01-04 Marvell Semiconductor Israel Ltd. Supplying logic values for sampling on high-speed interfaces
US6956383B2 (en) * 2003-11-13 2005-10-18 International Business Machines Corporation Method and apparatus for implementing automated electronic package transmission line characteristic impedance verification
DE60311845D1 (de) * 2003-12-22 2007-03-29 St Microelectronics Srl Aktive Impedanzsyntheseschaltung, beispielsweise für XDSL-Teiler
US7030644B2 (en) * 2004-02-03 2006-04-18 International Business Machines Corporation Low reflection driver for a high speed simultaneous bidirectional data bus
US7375909B2 (en) * 2004-04-14 2008-05-20 Stmicroelectronics, Inc. Write driver with power optimization and interconnect impedance matching
US7248636B2 (en) * 2004-04-20 2007-07-24 Hewlett-Packard Development Company, L.P. Systems and methods for adjusting an output driver
US7064575B2 (en) * 2004-08-31 2006-06-20 Semtech Corporation Method and system for adaptively controlling output driver impedance
US7224180B2 (en) * 2004-11-18 2007-05-29 Seiko Epson Corporation Methods and systems for rise-time improvements in differential signal outputs
US7343499B2 (en) * 2005-01-27 2008-03-11 International Business Machines Corporation Method and apparatus to generate circuit energy models with multiple clock gating inputs
US7346866B2 (en) * 2005-01-27 2008-03-18 International Business Machines Corporation Method and apparatus to generate circuit energy models with clock gating
US7503025B2 (en) * 2005-01-27 2009-03-10 International Business Machines Corporation Method to generate circuit energy models for macros containing internal clock gating
FR2901061B1 (fr) * 2006-05-12 2008-11-14 Centre Nat Rech Scient Convertisseur d'onde electromagnetique en tension continue
EP2299922B1 (fr) * 2008-05-30 2016-11-09 Colorado State University Research Foundation Dispositif de formation de plasma
US8680939B2 (en) 2011-10-20 2014-03-25 Lockheed Martin Corporation Differential equalizer and system, method, and computer program product thereof
US8988030B2 (en) 2012-11-13 2015-03-24 Schlumberger Technology Corporation Power control for electrical applications over long cables
FR3037202B1 (fr) * 2015-06-04 2017-07-07 Stmicroelectronics Rousset Procede et dispositif de transmission d'informations sur un canal de communication a impedance variable, en particulier pour un signal vehicule par courant porteur en ligne
CN106849999A (zh) * 2015-12-04 2017-06-13 广东广联电子科技有限公司 一种电力线载波通信设备
US9548734B1 (en) * 2015-12-26 2017-01-17 Intel Corporation Smart impedance matching for high-speed I/O
US12058083B2 (en) * 2020-11-12 2024-08-06 Avago Technologies International Sales Pte. Limited Capacitive hybrid with PGA for full duplex transceivers

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4359609A (en) * 1980-06-20 1982-11-16 Advanced Micro Devices, Inc. Circuit with feedback for controlling the impedance thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2308250A1 (fr) * 1975-04-18 1976-11-12 Honeywell Bull Soc Ind Adaptateur transformant des signaux bipolaires en signaux binaires
US6341135B1 (en) * 1998-02-26 2002-01-22 3Com Corporation Low power buffer system for network communications

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4359609A (en) * 1980-06-20 1982-11-16 Advanced Micro Devices, Inc. Circuit with feedback for controlling the impedance thereof

Also Published As

Publication number Publication date
CA2713963C (fr) 2015-03-31
GB0218952D0 (en) 2002-09-25
WO2001065691A2 (fr) 2001-09-07
CA2401539A1 (fr) 2001-09-07
US6509755B2 (en) 2003-01-21
AU2001245307A1 (en) 2001-09-12
US20030085732A1 (en) 2003-05-08
GB2381974A (en) 2003-05-14
US20010045843A1 (en) 2001-11-29
US6593770B2 (en) 2003-07-15
CA2713963A1 (fr) 2001-09-07
CA2401539C (fr) 2010-09-21
GB2381974B (en) 2005-01-12

Similar Documents

Publication Publication Date Title
WO2001065691A3 (fr) Procede et dispositif d'adaptation d'impedance active
AU2002224382A1 (en) System and method for current sensing
EP1073187A3 (fr) Régulateur à découpage
EP1562293A3 (fr) Capteurs tactiles différentiels et leur circuit de commande
WO2002084426A3 (fr) Regulateur de tension
EP1045251A3 (fr) Circuit de détection de tension
WO2001056176A3 (fr) Capteur de puissance hf integre qui compense les variations de polarisation
AU2001226777A1 (en) Device and method for evaluating a useful signal originating from a proximity sensor
GB2390024B (en) Electrosurgical system
MXPA02011878A (es) Sistema de energia utilizando una barra colectora dc.
EP0930802A3 (fr) Circuit de mesure de courant de polarisation pour microphone
CA2404824A1 (fr) Polarisation dynamique d'amplificateurs de puissance rf
TW327256B (en) Low voltage operational amplifier input stage and method
EP1318601A3 (fr) Circuit d'attaque différentiel en mode de tension et méthode
EP0982852A3 (fr) Amplificateur de puissance avec moniteur et circuit de protection
WO2002075924A3 (fr) Circuit et procede pour commander un commutateur dynamique analogique a double action et appareil d'inspection a ultrasons equipe de ce circuit
EP1219967A4 (fr) Circuit detecteur d'impedance, detecteur d'impedance et procede de detection d'impedance
WO2004028003A3 (fr) Ensemble transducteur servant a commander des processus
WO2003030360A3 (fr) Registre de sortie cmos haute tension pour environnement basse tension
EP1286143A3 (fr) Circuit comparateur et amplificateur pour des détecteurs
EP0896430A3 (fr) Circuit de verrouillage haute vitesse activé par horloge
WO2001092832A3 (fr) Procede et appareil pour limiter la puissance appelee par un appareil de mesure
TW277179B (en) Differential amplifying circuit, CMOS inverter, demodulator for pulse width modulation and sampling circuit
WO2001072019A3 (fr) Procede et appareil de captage de courant
WO2002013376A3 (fr) Procede et circuit pour amplificateur a double alimentation

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: GB0218952.0

Country of ref document: GB

WWE Wipo information: entry into national phase

Ref document number: 2401539

Country of ref document: CA

AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载