+

WO2000028605A3 - A method of manufacturing a josephson diode - Google Patents

A method of manufacturing a josephson diode Download PDF

Info

Publication number
WO2000028605A3
WO2000028605A3 PCT/DK1999/000584 DK9900584W WO0028605A3 WO 2000028605 A3 WO2000028605 A3 WO 2000028605A3 DK 9900584 W DK9900584 W DK 9900584W WO 0028605 A3 WO0028605 A3 WO 0028605A3
Authority
WO
WIPO (PCT)
Prior art keywords
oxide superconductor
buffer layer
single crystalline
edge
metal
Prior art date
Application number
PCT/DK1999/000584
Other languages
French (fr)
Other versions
WO2000028605A2 (en
Inventor
Shen Yuiegiang
Original Assignee
Nkt Res Center As
Shen Yuiegiang
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nkt Res Center As, Shen Yuiegiang filed Critical Nkt Res Center As
Priority to AU63267/99A priority Critical patent/AU6326799A/en
Publication of WO2000028605A2 publication Critical patent/WO2000028605A2/en
Publication of WO2000028605A3 publication Critical patent/WO2000028605A3/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N60/00—Superconducting devices
    • H10N60/01—Manufacture or treatment
    • H10N60/0912—Manufacture or treatment of Josephson-effect devices
    • H10N60/0941—Manufacture or treatment of Josephson-effect devices comprising high-Tc ceramic materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Superconductor Devices And Manufacturing Methods Thereof (AREA)

Abstract

A method of manufacturing a Josephson diode comprising a substrate (8) which includes a principal surface with two horizontal planes and an inclining plane therebetween and a superconductive thin film of metal oxides thereon. This thin film is formed by a first and a second single crystalline metal-oxide superconductor arranged on the two horizontal surface portions and a single crystalline metal-oxide superconductor arranged on the inclining plane surface portion therebetween, said latter single crystalline metal-oxide superconductor presenting a crystal orientation which differs from the crystal orientation of the first and the second metal-oxide superconductor. As a result grain boundaries are formed between both the first and the second superconductor and the junction portion therebetween. Such a grain boundary can be utilized for the manufacture of Josephson diodes. For the achievement of reproducible parameter values it is, however, necessary to have a sharp and well-defined edge at one grain boundary. According to the invention the latter has been obtained by a buffer layer initially being applied onto the substrate (8), whereafter a pattern of mask layers is applied onto the buffer layer (20) in such a manner that a rim of said pattern is placed at the desired position of step-edge, and that the step-edge is then finally etched through said buffer layer (20).
PCT/DK1999/000584 1998-10-28 1999-10-27 A method of manufacturing a josephson diode WO2000028605A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU63267/99A AU6326799A (en) 1998-10-28 1999-10-27 A method of manufacturing a josephson diode

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DKPA199801386 1998-10-28
DKPA199801386 1998-10-28

Publications (2)

Publication Number Publication Date
WO2000028605A2 WO2000028605A2 (en) 2000-05-18
WO2000028605A3 true WO2000028605A3 (en) 2000-08-03

Family

ID=8104294

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DK1999/000584 WO2000028605A2 (en) 1998-10-28 1999-10-27 A method of manufacturing a josephson diode

Country Status (2)

Country Link
AU (1) AU6326799A (en)
WO (1) WO2000028605A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101894906B (en) * 2010-06-13 2012-07-04 中国科学院上海微系统与信息技术研究所 Preparation method of superconducting step junction
ES2564493T3 (en) * 2012-04-04 2016-03-23 Forschungszentrum Jülich GmbH Josephson contact in reproducible stages

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612290A (en) * 1992-05-29 1997-03-18 Sumitomo Electric Industries, Ltd. Josephson junction device formed of oxide superconductor
US5776863A (en) * 1996-07-08 1998-07-07 Trw Inc. In-situ fabrication of a superconductor hetero-epitaxial Josephson junction

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612290A (en) * 1992-05-29 1997-03-18 Sumitomo Electric Industries, Ltd. Josephson junction device formed of oxide superconductor
US5776863A (en) * 1996-07-08 1998-07-07 Trw Inc. In-situ fabrication of a superconductor hetero-epitaxial Josephson junction

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SHEN Y. Q. ET. AL.: "Reproducible Step-Edge Junction SQUIDs", IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (ISSN 1051-8223), vol. 5, no. 2, June 1995 (1995-06-01), pages 2505 - 2508 *

Also Published As

Publication number Publication date
AU6326799A (en) 2000-05-29
WO2000028605A2 (en) 2000-05-18

Similar Documents

Publication Publication Date Title
US6074896A (en) Method of processing semiconductor material wafers and method of forming flip chips and semiconductor chips
US5091331A (en) Ultra-thin circuit fabrication by controlled wafer debonding
AU2003299748A1 (en) Methods of forming semiconductor devices including mesa structures and multiple passivation layers and related devices
EP0955681A3 (en) Optical semiconductor device and method of fabricating the same
EP0993048A3 (en) Nitride semiconductor device and its manufacturing method
US20020059903A1 (en) Deposition mask and method of preparing the same
WO2003062507A3 (en) Method for manufacturing a free-standing substrate made of monocrystalline semi-conductor material
EP1396877A3 (en) Substrate for electronic devices, manufacturing method therefor, and electronic device
EP0862134A3 (en) Chip card and fabrication method
WO2002084739A1 (en) Thin film-device manufacturing method, and semiconductor device
EP1439572A3 (en) Method of manufacturing group III nitride substrate
EP0962275A3 (en) Process for bonding micromachined wafers using solder
EP0969505A3 (en) SOI substrate
WO2004060792A3 (en) Method of forming semiconductor devices through epitaxy
EP0371862A3 (en) Method of forming a nonsilicon semiconductor on insulator structure
EP0562880A1 (en) Semiconductor infrared emitting device with oblique side surface with respect to the cleavage and process of fabrication thereof
WO2005050711A3 (en) A method for fabricating semiconductor devices using strained silicon bearing material
WO2004090201A3 (en) Method for the production of monocrystalline crystals
CA2475966A1 (en) Crystal production method
TW365068B (en) Semiconductor device and its manufacturing method
CA2115716A1 (en) Method for Forming a Patterned Oxide Superconductor Thin Film
WO2000028605A3 (en) A method of manufacturing a josephson diode
EP0749154A3 (en) Method of fabricating a III-V compound semiconductor layer
US4588446A (en) Method for producing graded band gap mercury cadmium telluride
CA2073831A1 (en) Josephson Junction Device of Oxide Superconductor and Process for Preparing the Same

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref country code: AU

Ref document number: 1999 63267

Kind code of ref document: A

Format of ref document f/p: F

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载