+

WO2000059000A8 - Realisation de trous de passage segmentes dans des cartes a circuits integres - Google Patents

Realisation de trous de passage segmentes dans des cartes a circuits integres

Info

Publication number
WO2000059000A8
WO2000059000A8 PCT/US2000/008130 US0008130W WO0059000A8 WO 2000059000 A8 WO2000059000 A8 WO 2000059000A8 US 0008130 W US0008130 W US 0008130W WO 0059000 A8 WO0059000 A8 WO 0059000A8
Authority
WO
WIPO (PCT)
Prior art keywords
holes
printed circuit
segmented
circuit boards
circuit board
Prior art date
Application number
PCT/US2000/008130
Other languages
English (en)
Other versions
WO2000059000A2 (fr
WO2000059000A3 (fr
Inventor
N Edward Berg
Original Assignee
N Edward Berg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by N Edward Berg filed Critical N Edward Berg
Priority to US09/937,585 priority Critical patent/US6599583B1/en
Priority to AU39262/00A priority patent/AU3926200A/en
Publication of WO2000059000A2 publication Critical patent/WO2000059000A2/fr
Publication of WO2000059000A3 publication Critical patent/WO2000059000A3/fr
Publication of WO2000059000A8 publication Critical patent/WO2000059000A8/fr

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/403—Edge contacts; Windows or holes in the substrate having plural connections on the walls thereof
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/08—Magnetic details
    • H05K2201/083—Magnetic materials
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09645—Patterning on via walls; Plural lands around one hole
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09981—Metallised walls
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0502—Patterning and lithography
    • H05K2203/052—Magnetographic patterning
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/104—Using magnetic force, e.g. to align particles or for a temporary connection during processing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/105—Using an electrical field; Special methods of applying an electric potential
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061—Etching masks
    • H05K3/065—Etching masks applied by electrographic, electrophotographic or magnetographic methods
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
    • H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
    • H05K3/182—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method
    • H05K3/184—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

La présente invention concerne un procédé permettant de réaliser des trous de passage segmentés dans une carte à circuits intégrés. Ces trous de passage segmentés comprennent une pluralité de voies de passage électro-conductrices disposées sur les parois d'un unique trou de passage. Un tel trou de passage segmenté peut être disposé dans un ensemble carte à circuits intégrés biface ou dans un ensemble carte à circuits intégrés composite multicouche.
PCT/US2000/008130 1999-03-29 2000-03-28 Realisation de trous de passage segmentes dans des cartes a circuits integres WO2000059000A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/937,585 US6599583B1 (en) 1999-03-29 2000-03-28 Method for making segemented through holes in printed circuit boards
AU39262/00A AU3926200A (en) 1999-03-29 2000-03-28 Method for making segmented through holes in printed circuit boards

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12667899P 1999-03-29 1999-03-29
US60/126,678 1999-03-29

Publications (3)

Publication Number Publication Date
WO2000059000A2 WO2000059000A2 (fr) 2000-10-05
WO2000059000A3 WO2000059000A3 (fr) 2001-06-07
WO2000059000A8 true WO2000059000A8 (fr) 2001-09-20

Family

ID=22426151

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/008130 WO2000059000A2 (fr) 1999-03-29 2000-03-28 Realisation de trous de passage segmentes dans des cartes a circuits integres

Country Status (4)

Country Link
US (1) US6599583B1 (fr)
CN (1) CN1341044A (fr)
AU (1) AU3926200A (fr)
WO (1) WO2000059000A2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040118605A1 (en) * 2002-12-20 2004-06-24 Van Der Laan Ruud Circuit board having a multi-functional hole
WO2005092043A2 (fr) * 2004-03-22 2005-10-06 Epic Research Company, Inc. Procede de fabrication de cartes de circuit imprime

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3873756A (en) * 1971-02-10 1975-03-25 Gridcraft Inc Insulating lining for metallic circuit board terminal holes
US4544577A (en) * 1984-04-26 1985-10-01 E. F. Johnson Company Process for metallization of dielectric substrate through holes
JPH0694592B2 (ja) * 1986-04-22 1994-11-24 日産化学工業株式会社 無電解メッキ法
US5208068A (en) * 1989-04-17 1993-05-04 International Business Machines Corporation Lamination method for coating the sidewall or filling a cavity in a substrate
US5389408A (en) * 1992-03-18 1995-02-14 Printron, Inc. Method for curing metal particles into continuous conductors

Also Published As

Publication number Publication date
AU3926200A (en) 2000-10-16
WO2000059000A2 (fr) 2000-10-05
US6599583B1 (en) 2003-07-29
WO2000059000A3 (fr) 2001-06-07
CN1341044A (zh) 2002-03-20

Similar Documents

Publication Publication Date Title
TW342579B (en) Manufacturing method of printed circuit board and printed circuit board
WO2000047025A3 (fr) Interconnexions electriques pour carte a circuit imprime
EP1250033A3 (fr) Panneau à circuit imprimé et composants électroniques
TW342580B (en) Printed circuit assembly and method of manufacture therefor
EP0952762A4 (fr) Carte a circuit imprime et procede de fabrication
WO2005011343A3 (fr) Carte de circuits imprimes a composants incorpores et procede de fabrication de celle-ci
EP1549118A3 (fr) Panneau à circuit imprimé à faible bruit diaphonique
CA2030826A1 (fr) Carte de circuits composite posedant un conducteur epais en castre et methode de fabrication de cette carte
CA2422677A1 (fr) Technique de reduction du nombre de couches d'une carte de circuits multicouche
EP1744609A3 (fr) Plaquette à circuits imprimés multicouche et procédé de fabrication
WO2007075713A3 (fr) Surface electromagnetique a haute impedance et procede
EP1041633A4 (fr) Dispositif a semi-conducteur et son procede de fabrication, carte de circuit imprime, dispositif electronique
MY139405A (en) Printed circuit board and method for its production
EP1194023A4 (fr) Carte a circuit imprime multicouche et procede de production
EP1843649A3 (fr) Panneau à circuit imprimé multicouche et son procédé de fabrication
EP2111087A3 (fr) Solution d'électrodéposition, procédé de fabrication de carte de circuit imprimé multicouche utilisant la solution, et carte de circuit imprimé multicouche
EP1069811A3 (fr) Panneau à circuit multicouche et son procédé de fabrication
WO2004054333A3 (fr) Trou d'interconnexion pour cartes a circuit imprime multicouches
DE69923205D1 (de) Leiterplattenanordnung und verfahren zu ihrer herstellung
EP1357775A4 (fr) Carte de circuit imprime et procede de fabrication
EP1061785A3 (fr) Panneau circuit imprimé multicouche à haute densité ayant des trous traversants à haute fiabilité et procédé de fabrication de ce panneau à circuit imprimé
CA2252866A1 (fr) Ensemble de montage en surface pour composants electroniques
SE0004894D0 (sv) Förfarande och anordning för anordnande av vior i mönsterkort
WO2002054122A3 (fr) Cartes de circuits imprimes multicouches et procedes de fabrication de celles-ci
EP1146780A3 (fr) Panneau à circuit et son procédé de fabrication

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00804169.5

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

AK Designated states

Kind code of ref document: C1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: PAT. BUL. 40/2000 UNDER (30) REPLACE "**" BY "US"

WWE Wipo information: entry into national phase

Ref document number: 09937585

Country of ref document: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载