WO1997029435A1 - Parallel processor - Google Patents
Parallel processor Download PDFInfo
- Publication number
- WO1997029435A1 WO1997029435A1 PCT/JP1996/000284 JP9600284W WO9729435A1 WO 1997029435 A1 WO1997029435 A1 WO 1997029435A1 JP 9600284 W JP9600284 W JP 9600284W WO 9729435 A1 WO9729435 A1 WO 9729435A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- message
- ack
- ack message
- interface controller
- network
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/1607—Details of the supervisory signal
- H04L1/1671—Details of the supervisory signal the supervisory signal being transmitted together with control information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1829—Arrangements specially adapted for the receiver end
- H04L1/1835—Buffer management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1829—Arrangements specially adapted for the receiver end
- H04L1/1854—Scheduling and prioritising arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/12—Protocol engines
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99931—Database or file accessing
- Y10S707/99933—Query processing, i.e. searching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99941—Database schema or data structure
- Y10S707/99943—Generating database or data structure, e.g. via user interface
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99941—Database schema or data structure
- Y10S707/99944—Object-oriented database structure
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Security & Cryptography (AREA)
- Communication Control (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Multi Processors (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP1996/000284 WO1997029435A1 (en) | 1996-02-09 | 1996-02-09 | Parallel processor |
US09/117,867 US6424870B1 (en) | 1996-02-09 | 1996-02-09 | Parallel processor |
JP52836497A JP3715991B2 (ja) | 1996-02-09 | 1996-02-09 | 並列プロセッサ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP1996/000284 WO1997029435A1 (en) | 1996-02-09 | 1996-02-09 | Parallel processor |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997029435A1 true WO1997029435A1 (en) | 1997-08-14 |
Family
ID=14152908
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1996/000284 WO1997029435A1 (en) | 1996-02-09 | 1996-02-09 | Parallel processor |
Country Status (3)
Country | Link |
---|---|
US (1) | US6424870B1 (ja) |
JP (1) | JP3715991B2 (ja) |
WO (1) | WO1997029435A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1303072A2 (en) * | 2001-10-15 | 2003-04-16 | Texas Instruments Incorporated | Improved ADSL downloading with priority transmit queue |
JP2006350467A (ja) * | 2005-06-13 | 2006-12-28 | Olympus Corp | 分散処理システム、分散処理方法及びプログラム |
JP2008059282A (ja) * | 2006-08-31 | 2008-03-13 | Olympus Corp | 分散処理システム、分散処理方法及びプログラム |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19905841A1 (de) * | 1999-02-12 | 2000-08-24 | Kuka Roboter Gmbh | Vorrichtung zum Verarbeiten sicherheitsrelevanter Daten |
US6711407B1 (en) * | 2000-07-13 | 2004-03-23 | Motorola, Inc. | Array of processors architecture for a space-based network router |
GB2370380B (en) | 2000-12-19 | 2003-12-31 | Picochip Designs Ltd | Processor architecture |
JP4201550B2 (ja) * | 2002-08-30 | 2008-12-24 | 富士通株式会社 | 負荷分散装置 |
US6898414B2 (en) * | 2002-10-28 | 2005-05-24 | Motorola, Inc. | Method for acknowledging messages in a communication system |
GB2398650B (en) * | 2003-02-21 | 2006-09-20 | Picochip Designs Ltd | Communications in a processor array |
EP1747548A4 (en) | 2004-05-17 | 2009-08-05 | Visible Path Corp | SYSTEM AND PROCEDURE FOR ENFORCING PRIVACY IN SOCIAL NETWORKS |
US7877266B2 (en) | 2004-07-28 | 2011-01-25 | Dun & Bradstreet, Inc. | System and method for using social networks to facilitate business processes |
US7793158B2 (en) * | 2007-08-27 | 2010-09-07 | International Business Machines Corporation | Providing reliability of communication between supernodes of a multi-tiered full-graph interconnect architecture |
US7958183B2 (en) | 2007-08-27 | 2011-06-07 | International Business Machines Corporation | Performing collective operations using software setup and partial software execution at leaf nodes in a multi-tiered full-graph interconnect architecture |
US8140731B2 (en) | 2007-08-27 | 2012-03-20 | International Business Machines Corporation | System for data processing using a multi-tiered full-graph interconnect architecture |
US7840703B2 (en) * | 2007-08-27 | 2010-11-23 | International Business Machines Corporation | System and method for dynamically supporting indirect routing within a multi-tiered full-graph interconnect architecture |
US8108545B2 (en) | 2007-08-27 | 2012-01-31 | International Business Machines Corporation | Packet coalescing in virtual channels of a data processing system in a multi-tiered full-graph interconnect architecture |
US7904590B2 (en) | 2007-08-27 | 2011-03-08 | International Business Machines Corporation | Routing information through a data processing system implementing a multi-tiered full-graph interconnect architecture |
US7958182B2 (en) | 2007-08-27 | 2011-06-07 | International Business Machines Corporation | Providing full hardware support of collective operations in a multi-tiered full-graph interconnect architecture |
US7769891B2 (en) * | 2007-08-27 | 2010-08-03 | International Business Machines Corporation | System and method for providing multiple redundant direct routes between supernodes of a multi-tiered full-graph interconnect architecture |
US8014387B2 (en) | 2007-08-27 | 2011-09-06 | International Business Machines Corporation | Providing a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architecture |
US7769892B2 (en) | 2007-08-27 | 2010-08-03 | International Business Machines Corporation | System and method for handling indirect routing of information between supernodes of a multi-tiered full-graph interconnect architecture |
US7822889B2 (en) * | 2007-08-27 | 2010-10-26 | International Business Machines Corporation | Direct/indirect transmission of information using a multi-tiered full-graph interconnect architecture |
US8185896B2 (en) | 2007-08-27 | 2012-05-22 | International Business Machines Corporation | Method for data processing using a multi-tiered full-graph interconnect architecture |
US7809970B2 (en) * | 2007-08-27 | 2010-10-05 | International Business Machines Corporation | System and method for providing a high-speed message passing interface for barrier operations in a multi-tiered full-graph interconnect architecture |
US7827428B2 (en) | 2007-08-31 | 2010-11-02 | International Business Machines Corporation | System for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architecture |
US7921316B2 (en) | 2007-09-11 | 2011-04-05 | International Business Machines Corporation | Cluster-wide system clock in a multi-tiered full-graph interconnect architecture |
GB2454865B (en) * | 2007-11-05 | 2012-06-13 | Picochip Designs Ltd | Power control |
US8077602B2 (en) | 2008-02-01 | 2011-12-13 | International Business Machines Corporation | Performing dynamic request routing based on broadcast queue depths |
US7779148B2 (en) | 2008-02-01 | 2010-08-17 | International Business Machines Corporation | Dynamic routing based on information of not responded active source requests quantity received in broadcast heartbeat signal and stored in local data structure for other processor chips |
US20090198956A1 (en) * | 2008-02-01 | 2009-08-06 | Arimilli Lakshminarayana B | System and Method for Data Processing Using a Low-Cost Two-Tier Full-Graph Interconnect Architecture |
US20100191814A1 (en) * | 2008-12-23 | 2010-07-29 | Marco Heddes | System-On-A-Chip Employing A Network Of Nodes That Utilize Receive Side Flow Control Over Channels For Messages Communicated Therebetween |
US20100161938A1 (en) * | 2008-12-23 | 2010-06-24 | Marco Heddes | System-On-A-Chip Supporting A Networked Array Of Configurable Symmetric Multiprocessing Nodes |
US20100158023A1 (en) * | 2008-12-23 | 2010-06-24 | Suvhasis Mukhopadhyay | System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions |
US20100162265A1 (en) * | 2008-12-23 | 2010-06-24 | Marco Heddes | System-On-A-Chip Employing A Network Of Nodes That Utilize Logical Channels And Logical Mux Channels For Communicating Messages Therebetween |
US20100158005A1 (en) * | 2008-12-23 | 2010-06-24 | Suvhasis Mukhopadhyay | System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions |
GB2466661B (en) * | 2009-01-05 | 2014-11-26 | Intel Corp | Rake receiver |
GB2470037B (en) | 2009-05-07 | 2013-07-10 | Picochip Designs Ltd | Methods and devices for reducing interference in an uplink |
GB2470891B (en) | 2009-06-05 | 2013-11-27 | Picochip Designs Ltd | A method and device in a communication network |
GB2470771B (en) | 2009-06-05 | 2012-07-18 | Picochip Designs Ltd | A method and device in a communication network |
GB2474071B (en) | 2009-10-05 | 2013-08-07 | Picochip Designs Ltd | Femtocell base station |
US8417778B2 (en) * | 2009-12-17 | 2013-04-09 | International Business Machines Corporation | Collective acceleration unit tree flow control and retransmit |
GB2482869B (en) | 2010-08-16 | 2013-11-06 | Picochip Designs Ltd | Femtocell access control |
GB2489716B (en) | 2011-04-05 | 2015-06-24 | Intel Corp | Multimode base system |
GB2489919B (en) | 2011-04-05 | 2018-02-14 | Intel Corp | Filter |
GB2491098B (en) | 2011-05-16 | 2015-05-20 | Intel Corp | Accessing a base station |
US9081743B2 (en) * | 2012-05-25 | 2015-07-14 | Pro Design Electronic Gmbh | Communication system and communicaton method |
US10284501B2 (en) * | 2016-12-08 | 2019-05-07 | Intel IP Corporation | Technologies for multi-core wireless network data transmission |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01163861A (ja) * | 1987-12-21 | 1989-06-28 | Hitachi Ltd | 通信制御装置 |
JPH0492952A (ja) * | 1990-08-03 | 1992-03-25 | Matsushita Electric Ind Co Ltd | 並列処理システム |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4399531A (en) * | 1980-09-29 | 1983-08-16 | Rockwell International Corporation | Distributed digital data communications network |
US5041963A (en) * | 1988-12-29 | 1991-08-20 | Intel Corporation | Local area network with an active star topology comprising ring controllers having ring monitor logic function |
WO1990015394A1 (en) * | 1989-06-02 | 1990-12-13 | Aisi Research Corporation | Appliance interface for exchanging data |
US5153884A (en) * | 1990-08-15 | 1992-10-06 | Allen-Bradley Company, Inc. | Intelligent network interface circuit |
CA2073516A1 (en) * | 1991-11-27 | 1993-05-28 | Peter Michael Kogge | Dynamic multi-mode parallel processor array architecture computer system |
US5446915A (en) * | 1993-05-25 | 1995-08-29 | Intel Corporation | Parallel processing system virtual connection method and apparatus with protection and flow control |
JP3639319B2 (ja) * | 1994-01-25 | 2005-04-20 | 富士通株式会社 | 並列計算機システム,データ転送制御方法および送受信制御装置 |
JP3402398B2 (ja) * | 1994-03-17 | 2003-05-06 | 株式会社日立製作所 | 並列プロセッサシステムの通信制御方法 |
ATE195824T1 (de) * | 1994-04-05 | 2000-09-15 | Ibm | Verfahren und system zum dynamischen auswählen eines kommunikationsmodus |
US5629845A (en) * | 1995-08-17 | 1997-05-13 | Liniger; Werner | Parallel computation of the response of a physical system |
JPH09106389A (ja) * | 1995-10-12 | 1997-04-22 | Sony Corp | 信号処理装置 |
US5826095A (en) * | 1996-08-27 | 1998-10-20 | Hewlett-Packard Company | Method and apparatus for maintaining the order of data items processed by parallel processors |
US6012053A (en) * | 1997-06-23 | 2000-01-04 | Lycos, Inc. | Computer system with user-controlled relevance ranking of search results |
-
1996
- 1996-02-09 WO PCT/JP1996/000284 patent/WO1997029435A1/ja active Application Filing
- 1996-02-09 US US09/117,867 patent/US6424870B1/en not_active Expired - Fee Related
- 1996-02-09 JP JP52836497A patent/JP3715991B2/ja not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01163861A (ja) * | 1987-12-21 | 1989-06-28 | Hitachi Ltd | 通信制御装置 |
JPH0492952A (ja) * | 1990-08-03 | 1992-03-25 | Matsushita Electric Ind Co Ltd | 並列処理システム |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1303072A2 (en) * | 2001-10-15 | 2003-04-16 | Texas Instruments Incorporated | Improved ADSL downloading with priority transmit queue |
EP1303072A3 (en) * | 2001-10-15 | 2005-08-03 | Texas Instruments Incorporated | Improved ADSL downloading with priority transmit queue |
JP2006350467A (ja) * | 2005-06-13 | 2006-12-28 | Olympus Corp | 分散処理システム、分散処理方法及びプログラム |
JP2008059282A (ja) * | 2006-08-31 | 2008-03-13 | Olympus Corp | 分散処理システム、分散処理方法及びプログラム |
Also Published As
Publication number | Publication date |
---|---|
JP3715991B2 (ja) | 2005-11-16 |
US6424870B1 (en) | 2002-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1997029435A1 (en) | Parallel processor | |
WO1996039779A3 (en) | Control message transmission in telecommunications systems | |
AU4071501A (en) | Method of checking amount of transmitted data | |
EP0385431A3 (en) | Polling communication system | |
WO1998039938A3 (en) | A wireless communication device and method | |
WO2000021268A3 (en) | Method and arrangement for complementing a telephone connection with additional information | |
EP0912027A3 (en) | Inter-working function selection system in a network | |
EP0984652B8 (en) | Method and device for communication on a network | |
EP0812086A3 (en) | Vlan control system and method | |
WO1999020005A3 (en) | Apparatus and method for selecting power control modes | |
WO2000005904A3 (en) | Method and apparatus for multiple access in a communication system | |
EP0739147A4 (en) | MOBILE COMMUNICATION SYSTEM WITH MESSAGE STORAGE FUNCTION AND METHOD FOR IT | |
EP0954121A4 (en) | MOBILE COMMUNICATION SYSTEM | |
EP1143758A4 (en) | INFORMATION TRANSMISSION SYSTEM AND METHOD | |
EP0872136A4 (en) | PARTICIPANT DEVICE WITH SLEEP AND QUIET MODE | |
CA2103134A1 (en) | Medium Access Control Protocol for Wireless Communication | |
EP0924921A4 (en) | CONTROL FOR INFORMATION TRANSFER AND CORRESPONDING SYSTEM | |
WO2001091444A3 (en) | Cost control management in telecommunication systems | |
EP1168676A4 (en) | SYSTEM AND METHOD FOR MOBILE COMMUNICATIONS | |
AU2374201A (en) | Method of transmitting area-specific information on a telecommunications network | |
EP1317160A4 (en) | COMMUNICATION SYSTEM, ITS PROCESS, ITS SWITCHING CENTER AND ITS BASE STATION CONTROL STATION | |
CA2253606A1 (en) | Private branch exchange | |
CA2288713A1 (en) | Subscriber handoff between multiple access communications system | |
CA2232300A1 (en) | Method for efficient roaming among communication systems | |
RU2000128049A (ru) | Способ создания соединения от мобильной радиосети к абоненту частной сети связи |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 09117867 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |