+

WO1995023384A3 - Procede et dispositif de transmission de donnees a correction d'erreurs fonde sur des codes semi-cycliques - Google Patents

Procede et dispositif de transmission de donnees a correction d'erreurs fonde sur des codes semi-cycliques Download PDF

Info

Publication number
WO1995023384A3
WO1995023384A3 PCT/IB1995/000100 IB9500100W WO9523384A3 WO 1995023384 A3 WO1995023384 A3 WO 1995023384A3 IB 9500100 W IB9500100 W IB 9500100W WO 9523384 A3 WO9523384 A3 WO 9523384A3
Authority
WO
WIPO (PCT)
Prior art keywords
symbols
check
semi
block
arranging state
Prior art date
Application number
PCT/IB1995/000100
Other languages
English (en)
Other versions
WO1995023384A2 (fr
Inventor
Constant Paul Marie Joz Baggen
Ludovicus Marinus Ge Tolhuizen
Original Assignee
Philips Electronics Nv
Philips Norden Ab
Constant Paul Marie Joz Baggen
Ludovicus Marinus Ge Tolhuizen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics Nv, Philips Norden Ab, Constant Paul Marie Joz Baggen, Ludovicus Marinus Ge Tolhuizen filed Critical Philips Electronics Nv
Priority to EP95907126A priority Critical patent/EP0698269A1/fr
Priority to CN95190236A priority patent/CN1126005A/zh
Priority to JP7522232A priority patent/JPH08509351A/ja
Priority to AU15448/95A priority patent/AU1544895A/en
Priority to KR1019950704557A priority patent/KR960702131A/ko
Priority to US08/535,155 priority patent/US5872798A/en
Publication of WO1995023384A2 publication Critical patent/WO1995023384A2/fr
Publication of WO1995023384A3 publication Critical patent/WO1995023384A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1866—Error detection or correction; Testing, e.g. of drop-outs by interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1515—Reed-Solomon codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2903—Methods and arrangements specifically for encoding, e.g. parallel encoding of a plurality of constituent codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2921—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes wherein error correction coding involves a diagonal direction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2927—Decoding strategies
    • H03M13/293—Decoding strategies with erasure setting
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0064—Concatenated codes
    • H04L1/0065—Serial concatenated codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/007—Unequal error protection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • G11B2020/1836—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information using a Reed Solomon [RS] code

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • Pure & Applied Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

Un signal numérique est transmis sous forme d'une pluralité de (s) séquences de symboles d'information ayant la même longueur en bits. Chaque séquence se trouve dans un canal d'entrée qui lui est propre, les mots de contrôle étant inclus dans la transmission par codage. Un premier bloc de symboles, un de chaque canal d'entrée, est soumis, disposé selon un premier agencement, à un premier codeur correcteur d'erreurs pour générer une série de (p) symboles de premier contrôle. Puis chaque symbole du premier bloc et chacun des (p) symboles de premier contrôle sont différés d'un retard différent de manière à obtenir un second bloc de symboles disposé selon un second agencement et soumis à un second codeur correcteur d'erreurs. Cela génère une série de (q) symboles de second contrôle destinés à être transmis. Les symboles de premier et de second contrôle sont générés pour satisfaire des matrices de contrôle de parité ayant respectivement (s+p+q) colonnes et (p) et (q) lignes de codes semi-cycliques. Le retard transforme des symboles contigus disposés selon le premier agencement en des instances contiguës disposées selon le second agencement et les (q) symboles de second contrôle sont renvoyés au premier codeur disposés selon le premier agencement.
PCT/IB1995/000100 1994-02-16 1995-02-14 Procede et dispositif de transmission de donnees a correction d'erreurs fonde sur des codes semi-cycliques WO1995023384A2 (fr)

Priority Applications (6)

Application Number Priority Date Filing Date Title
EP95907126A EP0698269A1 (fr) 1994-02-16 1995-02-14 Procede et dispositif de transmission de donnees a correction d'erreurs fonde sur des codes semi-cycliques
CN95190236A CN1126005A (zh) 1994-02-16 1995-02-14 基于半循环码的误差可校正数据传输方法及其设备
JP7522232A JPH08509351A (ja) 1994-02-16 1995-02-14 セミサイクリックコードに基づく誤り補正可能データ伝送方法及び装置
AU15448/95A AU1544895A (en) 1994-02-16 1995-02-14 Error correctable data transmission method and device based on semi-cyclic codes
KR1019950704557A KR960702131A (ko) 1994-02-16 1995-02-14 에러 보정가능한 데이타 전송 방법 및 반-순환 코드를 토대로한 장치(Error correctable data transmission method and device based on semi-cyclic codes)
US08/535,155 US5872798A (en) 1994-02-16 1995-02-14 Error correctable data transmission method and device based on semi-cyclic codes

Applications Claiming Priority (11)

Application Number Priority Date Filing Date Title
EP94200336 1994-02-16
EP94200452 1994-02-23
EP94200703 1994-03-21
EP94201824 1994-06-24
US30400094A 1994-09-09 1994-09-09
EP94200452.4 1994-11-22
EP94200336.9 1994-11-22
EP94201824.3 1994-11-22
EP94203394.5 1994-11-22
EP94203394 1994-11-22
EP94200703.0 1994-11-22

Publications (2)

Publication Number Publication Date
WO1995023384A2 WO1995023384A2 (fr) 1995-08-31
WO1995023384A3 true WO1995023384A3 (fr) 1995-10-19

Family

ID=27514155

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1995/000100 WO1995023384A2 (fr) 1994-02-16 1995-02-14 Procede et dispositif de transmission de donnees a correction d'erreurs fonde sur des codes semi-cycliques

Country Status (7)

Country Link
EP (1) EP0698269A1 (fr)
JP (1) JPH08509351A (fr)
KR (1) KR960702131A (fr)
CN (1) CN1126005A (fr)
AU (1) AU1544895A (fr)
TW (1) TW257907B (fr)
WO (1) WO1995023384A2 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997048097A1 (fr) * 1996-06-13 1997-12-18 Philips Electronics N.V. Procede et dispositif servant a effectuer une correction de paquets d'erreurs sur des pistes dans un format de stockage a pistes multiples
JPH1074613A (ja) 1996-08-30 1998-03-17 Tokin Corp テープ、粘着テープ及び自己融着テープ
US6725412B1 (en) * 2000-08-15 2004-04-20 Dolby Laboratories Licensing Corporation Low latency data encoder
WO2004006443A1 (fr) * 2002-07-03 2004-01-15 Hughes Electronics Corporation Modulation codee a entrelacement de bits utilisant des codes de controle de parite a faible densite (ldpc)
US7418644B2 (en) * 2004-03-01 2008-08-26 Hewlett-Packard Development Company, L.P. System for error correction coding and decoding
RU2566336C1 (ru) * 2014-12-12 2015-10-20 Российская Федерация, от имени которой выступает Государственная корпорация по атомной энергии "Росатом" СПОСОБ ИСПРАВЛЕНИЯ ОШИБОК ПРИ ПЕРЕДАЧЕ ИНФОРМАЦИИ БИИМПУЛЬСНЫМ КОДОМ Манчестер-II И УСТРОЙСТВО ЕГО ОСУЩЕСТВЛЕНИЯ
FR3107151B1 (fr) * 2020-02-06 2022-12-16 Sigfox Procédé de récupération du temps symbole par un dispositif récepteur

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4750178A (en) * 1985-04-13 1988-06-07 Sony Corporation Error correction method
US4998252A (en) * 1987-08-06 1991-03-05 Sony Corporation Method and apparatus for transmitting digital data
US5224106A (en) * 1990-05-09 1993-06-29 Digital Equipment Corporation Multi-level error correction system
US5325371A (en) * 1990-08-24 1994-06-28 Sony Corporation Coding/decoding apparatus

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4750178A (en) * 1985-04-13 1988-06-07 Sony Corporation Error correction method
US4998252A (en) * 1987-08-06 1991-03-05 Sony Corporation Method and apparatus for transmitting digital data
US5224106A (en) * 1990-05-09 1993-06-29 Digital Equipment Corporation Multi-level error correction system
US5325371A (en) * 1990-08-24 1994-06-28 Sony Corporation Coding/decoding apparatus

Also Published As

Publication number Publication date
CN1126005A (zh) 1996-07-03
KR960702131A (ko) 1996-03-28
WO1995023384A2 (fr) 1995-08-31
JPH08509351A (ja) 1996-10-01
TW257907B (fr) 1995-09-21
AU1544895A (en) 1995-09-11
EP0698269A1 (fr) 1996-02-28

Similar Documents

Publication Publication Date Title
US7103830B1 (en) DC balanced error correction coding
US6658605B1 (en) Multiple coding method and apparatus, multiple decoding method and apparatus, and information transmission system
US8201048B2 (en) Method for a general near optimal turbo code trellis termination
US5983388A (en) Forward error correction arrangement (FEC) for multipoint to single point communication systems
EP0681373B1 (fr) Dispositif d'entrelacement convolutionel et générateur d'adresses avec besoin de stockage réduit
JP3274627B2 (ja) 入力信号のストリームを符号化する方法と出力信号ストリームを生成する方法
WO2002013449A3 (fr) Appareil et procede permettant d'assurer l'entrelacement de turbo-codes dans un systeme de communications
JP3046988B2 (ja) データストリームのフレーム同期検出方法及び装置
EP1241795A3 (fr) Procédé et système de transmission et réception d'information utilisant un code de réaction en chaíne
US20150046777A1 (en) Continuously interleaved error correction
CA2171886A1 (fr) Systeme de codage de codes a barres a quatre etats
RU2008152401A (ru) Устройство перемежения и приемник для сигнала, сформированного устройством перемежения
GB0210604D0 (en) Method and arrangement for data compression
US6081921A (en) Bit insertion approach to convolutional encoding
CA2431698A1 (fr) Procede et systeme pour introduire des bits a codage convolutionnel dans des symboles avant modulation
RU98114984A (ru) Способ передачи данных и устройство для кодирования сигнала
WO1995023384A3 (fr) Procede et dispositif de transmission de donnees a correction d'erreurs fonde sur des codes semi-cycliques
US5473620A (en) Programmable redundancy/syndrome generator
US3235661A (en) Communications and data processing equipment
KR960006313A (ko) 전송 방식과 전송 장치
JP3279624B2 (ja) Ｃｒｃ演算に基づく１ビット誤り訂正回路
RU2251210C1 (ru) Кодек помехоустойчивого циклического кода
US3566352A (en) Error correction in coded messages
EP1529344A2 (fr) Procede de premier entrelacement d'un emetteur a deux entrelaceurs
US5124992A (en) Error correcting encoder/decoder for a digital transmission installation

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 95190236.9

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AU BG BR CA CN CZ FI HU JP KR MX NO PL RO RU US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1995907126

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 08535155

Country of ref document: US

AK Designated states

Kind code of ref document: A3

Designated state(s): AU BG BR CA CN CZ FI HU JP KR MX NO PL RO RU US

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1995907126

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: CA

WWW Wipo information: withdrawn in national office

Ref document number: 1995907126

Country of ref document: EP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载