+

WO1988010539A1 - Appareil de creation d'une impedance de terminaison de ligne regulable - Google Patents

Appareil de creation d'une impedance de terminaison de ligne regulable Download PDF

Info

Publication number
WO1988010539A1
WO1988010539A1 PCT/SE1988/000254 SE8800254W WO8810539A1 WO 1988010539 A1 WO1988010539 A1 WO 1988010539A1 SE 8800254 W SE8800254 W SE 8800254W WO 8810539 A1 WO8810539 A1 WO 8810539A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
wire
controllable
impedance
filter
Prior art date
Application number
PCT/SE1988/000254
Other languages
English (en)
Inventor
Nils-Olof Johannesson
Anders Gunnar Eriksson
Original Assignee
Telefonaktiebolaget L M Ericsson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget L M Ericsson filed Critical Telefonaktiebolaget L M Ericsson
Publication of WO1988010539A1 publication Critical patent/WO1988010539A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/005—Interface circuits for subscriber lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40—Circuits
    • H04B1/54—Circuits using the same frequency for two directions of communication
    • H04B1/58—Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa
    • H04B1/586—Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa using an electronic circuit

Definitions

  • the present invention relates to an apparatus for providing a controllable line termination impedance for a subscriber line circuit.
  • the subscriber line circuit comprises two units, a two wire-four wire converter, i.e. a so-called subscriber line interface circuit (SLIC) and a subscriber line adapting circuit, i.e. a so- called subscriber line audio processing circuit (SLAC).
  • SLIC subscriber line interface circuit
  • SLAC subscriber line audio processing circuit
  • the general task of subscriber line circuits is to connect and form the interface for a telephone line towards a telephone exchange.
  • the line circuit can serve several telephone lines to the exchange.
  • Incoming two wire connection to the subscriber are converted in the SLIC circuit to a four wire connection towards the following SLAC circuit, where analogue-digital conversion and recoding to PCM is carried out.
  • In the SLAC circuit there are furthermore a balancing impedance and an impedance filter.
  • This impedance filter should have a value such that the impedance, which from the subscriber line is "seen" towards the line circuit, meets the requirements which are placed on it inter alia by the telephone authorities.
  • a prior art line circuit with the above mentioned SLIC and SLAC circuits is described in the EP-B-54024, for example.
  • a line circuit with a complex impedance for adapting to a subscriber line is described in the US-B-4,558,185.
  • This known line circuit includes a complex impedance with capacitive character for adapting the impedance of the line circuit to the side tone characteristic of the subscriber apparatus, apart from adapting the subscriber line to the two wire-four wire junction, i.e. the SLIC circuit.
  • the present invention intends, as well as the above mentioned line circuit according to US-B-4,558,185, to provide a complex impedance in the line circuit for simulating a desired input impedance seen from the two wire side.
  • the impedance filter included in the SLAC 5 circuit is utilized to form the complex part in the input impedance, which is furthermore made controllable by controlling the filter coefficients included in the digital impedance filter.
  • an analogue part in tfe form of an analogue feedback provided before the analogue-digital and digital-analogue interface in the SLAC circuit.
  • the object of the present invention is thus to provide a complex line 1.5 termination impedance for a telephone line circuit, the impedance properties of which can be controlled in accordance with the requirements placed on the transmission between subscriber and line circuit without needing to resort to any alteration in the hardware.
  • Figure 1 illustrates a simple circuit diagram of an impedance
  • Figures 2a-2d are different diagrams of the voltage and current in the diagram according to Figure 1
  • Figure 3 is a block diagram of an 25 apparatus in accordance with the invention, together with closely associated circuits
  • Figure 4 is a block diagram of an impedance filter and contiguous blocks included in the block diagram according to Figure 3
  • Figures 5a-5f are the current diagrams for the impedance filter according to Figure 4.
  • Figures 1 and 2a-2d are referred to for more closely explaining the idea and advantages of the invention.
  • Figure 1 is a schematic diagram of an impedance Zi.
  • a voltage pulse U of a sinusoidal configuration according to Figure 2a occurs across the impedance Zi a current pulse is obtained through it. If Zi is real (resistive) the current pulse has the same appearance as the voltage pulse U-, , see Figure 2b. If Zi is complex the current pulse will be changed.
  • Figures 2c, 2d illustrate the current pulse i when the impedance Zi consists of a resistance-capacitance network. Positive and negative pulses of different appearances are obtained according to Figures 2c and 2d, depending on how the capacitance in Zi is connected, and on the values of the respective resistance and capacitance.
  • the current may be said to comprise a part (the positive part) which does not have any delay and a part (the negative part) which is given a given delay relative to the applied voltage pulse U.
  • the apparatus in accordance with the invention is intended to simulate this when Zi is the input impedance to a line circuit seen from the two wire side.
  • FIG. 3 shows a block diagram of the proposed arrangement, together with contiguous circuit blocks in the line circuit.
  • a two wire-four wire converter SLIC has a two wire input across which the voltage U occurs. The voltage U gives rise to a current ⁇ .
  • An outgoing four-wire connection (ground is not shown) together with an incoming four wire connection connects the SLIC block to a SLAC circuit. Between the two four wire connections there has been connected an analogous block A with the transfer function Ha.
  • the output of the block A is connected to a resistor R in the second four-wire connection via an adding circuit Al
  • the block A can comprise a controllable voltage divider or a controllable amplifier for enabling variation of the amplitude of the voltage which is sent to the adding circuit Al.
  • a resistor R. is connected between both four-wire branches. There is thus obtained greater freedom for selecting Z., since the resistor R is already fixed to a given value for maintaining prescribed signal levels in the SLAC circuit and across the input to the SLIC circuit.
  • the block inclosed by dashed lines in Figure 3 and designated SLAC, is known per se, and is described in detail in the above-mentioned EP-B-54024.
  • the analogue-digital converter AD the decimation filter D in one four wire path, with the interpolation filter I and digital-analogue converter DA in the other four wire path.
  • the impedance filter Z and the adding circuit A2 are also included in the known SLAC circuit, but at the same time they are a part of the present apparatus together with the block A in the way described hereinafter.
  • a coefficient memory M e.g. a RAM, for storing the coefficients to the impedance filter Z is included in the SLAC circuit, but is extended for also being able to store the values for controlling the block A, as described hereinafter.
  • the impedance filter Z has a transfer function H-. If it is further assumed that the transfer functions of the units AD, D, I and DA are H A n > H D , H, and H DA , respectively, the input admittance Yi is obtained as
  • H . . . H . . H ⁇ . H n is only dependent on the frequency and where I and U are the complex values of i and u respectively.
  • the Input admittance Yi to the SLIC-SLAC circuit thus comprises two parts. A first part, which does not give any delay and which is proportional to Ha and 1/R. , and a second part which is dependent on Z.
  • the part which does not give any delay comprises an uncontrollable part proportional to 1/R fc and a controllable part proportional to Ha, c.f. Figures 5a and 5b.
  • By varying (controlling) the block A there is obtained control of the part which corresponds to Figure 5B, and by controlling Z there is obtained control of the delayed part according to Figures 5c-5f . Since the impedance filter Z is already in the block SLAC, there is only required an addition of the block A and possibly the resistance R.
  • FIG. 4 shows in more detail the design of the controllable impedance filter Z in the case where it comprises a four-tap filter.
  • the filter Z is implemented conventionally with three delay units DL1-DL3, four controllable multipliers Mo-M3 and an adding circuit A3.
  • the input signal to the filter Z is connected to 5 the input of the multiplier MO and to the delay unit DLL
  • the delay units DL1- DL3 have a delay equal to V and have their outputs connected to inputs of the mulitpliers M1-M3.
  • the adding circuit A3 sums the output signals from the multipliers M0-M3 and sends an output signal to one input of the adding circuit A2, this output signal then being led further to the subsequent units I and DA 1Q and towards the SLIC circuit.
  • the memory space in the coefficient memory M only needs to be added by a space for controlling the analogue feedback A, since the digital feedback is already available.
  • the block A is a voltage converter.
  • the block A can be a voltage-current converter in the form of a controllable resistance, however. In such a case the adder A, sums the currents from the SLAC circuit and from the block A.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Networks Using Active Elements (AREA)
  • Interface Circuits In Exchanges (AREA)
  • Devices For Supply Of Signal Current (AREA)

Abstract

Un appareil de circuit inclus dans un circuit de ligne d'abonné pour créer une impédance de connexion de ligne variable pour le circuit de ligne d'abonné comprend un convertisseur de deux fils en quatre fils, c'est-à-dire un circuit d'interface de ligne d'abonné (SLIC) et un circuit de traitement audio de ligne d'abonné (SLAC). Dans ce dernier est généralement incluse une impédance régulable (Z) comprenant un filtre numérique. Une résistance (RT) qui peut être régulable, ou un amplificateur régulable (Za), est connectée à travers le côté à quatre fils du SLIC, de façon à former la partie résistive de l'impédance de terminaison (Zi), alors que le filtre numérique déjà disponible se trouvant dans le SLAC forme la partie réactive. Un circuit additionneur A1 place la partie de courant provenant de la partie résistive sur la partie réactive.
PCT/SE1988/000254 1987-06-15 1988-05-18 Appareil de creation d'une impedance de terminaison de ligne regulable WO1988010539A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE8702486A SE457923B (sv) 1987-06-15 1987-06-15 Anordning foer att aastadkomma en styrbar linjeavslutningsimpedans
SE8702486-5 1987-06-15

Publications (1)

Publication Number Publication Date
WO1988010539A1 true WO1988010539A1 (fr) 1988-12-29

Family

ID=20368864

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1988/000254 WO1988010539A1 (fr) 1987-06-15 1988-05-18 Appareil de creation d'une impedance de terminaison de ligne regulable

Country Status (7)

Country Link
EP (1) EP0321540A1 (fr)
AU (1) AU1957688A (fr)
ES (1) ES2008537A6 (fr)
GR (1) GR880100377A (fr)
PT (1) PT87686A (fr)
SE (1) SE457923B (fr)
WO (1) WO1988010539A1 (fr)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5073924A (en) * 1990-05-01 1991-12-17 Frisby Kenneth G Telephone line noise filter apparatus
EP0503528A2 (fr) * 1991-03-08 1992-09-16 Nec Corporation Circuit d'interface de ligne d'abonné pour application en RNIS et téléphonie clonique avec circuit annuleur d'écho
EP0580249A2 (fr) * 1992-07-24 1994-01-26 ITALTEL TELEMATICA S.p.A. Procédé et dispositif pour adapter les impédances d'une termination d'abonné et de l'accès de l'abonné à l'impedance charactéristique de la ligne téléphonique de l'abonné
EP0642229A1 (fr) * 1993-09-02 1995-03-08 Siemens Aktiengesellschaft Circuit pour produire une impédance de terminaison de ligne variable
KR960003227A (fr) * 1994-06-24 1996-01-26
WO1996027970A1 (fr) * 1995-03-03 1996-09-12 Advanced Micro Devices, Inc. Commande du niveau en continu destinee a une carte de ligne telephonique electronique
AU681169B2 (en) * 1993-10-01 1997-08-21 Alcatel Australia Limited Line termination circuit
WO1999050970A1 (fr) * 1998-03-31 1999-10-07 Telefonaktiebolaget Lm Ericsson (Publ) Procede et montage dans un circuit d'interface de ligne analogique
EP1361735A2 (fr) * 2002-04-30 2003-11-12 Texas Instruments Incorporated Circuit d'adaptation d'impedance de ligne utilisant une fonction de transfert configurable
KR100408739B1 (ko) * 2001-12-04 2003-12-11 엘지이노텍 주식회사 교환기 가입자 보드용 아날로그 슬릭 회로

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1981003728A1 (fr) * 1980-06-18 1981-12-24 Advanced Micro Devices Inc Dispositif de circuit de traitement audio d'une ligne d'abonne
EP0163298A2 (fr) * 1984-05-30 1985-12-04 Hitachi, Ltd. Codeur/décodeur MIC avec conversion deux fils/quatre fils
US4558185A (en) * 1981-12-02 1985-12-10 Nippon Telegraph & Telephone Public Corp. Subscriber line interface circuit with complex impedance

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8528843D0 (en) * 1985-11-22 1985-12-24 British Telecomm Codec

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1981003728A1 (fr) * 1980-06-18 1981-12-24 Advanced Micro Devices Inc Dispositif de circuit de traitement audio d'une ligne d'abonne
US4558185A (en) * 1981-12-02 1985-12-10 Nippon Telegraph & Telephone Public Corp. Subscriber line interface circuit with complex impedance
EP0163298A2 (fr) * 1984-05-30 1985-12-04 Hitachi, Ltd. Codeur/décodeur MIC avec conversion deux fils/quatre fils

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5073924A (en) * 1990-05-01 1991-12-17 Frisby Kenneth G Telephone line noise filter apparatus
EP0503528A2 (fr) * 1991-03-08 1992-09-16 Nec Corporation Circuit d'interface de ligne d'abonné pour application en RNIS et téléphonie clonique avec circuit annuleur d'écho
EP0503528A3 (en) * 1991-03-08 1993-07-21 Nec Corporation Subscriber line interface circuit for isdn and pots applications, including echo canal cirenitry
EP0580249A2 (fr) * 1992-07-24 1994-01-26 ITALTEL TELEMATICA S.p.A. Procédé et dispositif pour adapter les impédances d'une termination d'abonné et de l'accès de l'abonné à l'impedance charactéristique de la ligne téléphonique de l'abonné
EP0580249A3 (fr) * 1992-07-24 1994-03-16 Italtel Telematica
US5473265A (en) * 1993-09-02 1995-12-05 Siemens Aktiengesellschaft Circuit configuration for the generation of a line terminating impedance
EP0642229A1 (fr) * 1993-09-02 1995-03-08 Siemens Aktiengesellschaft Circuit pour produire une impédance de terminaison de ligne variable
AU681169B2 (en) * 1993-10-01 1997-08-21 Alcatel Australia Limited Line termination circuit
KR960003227A (fr) * 1994-06-24 1996-01-26
WO1996027970A1 (fr) * 1995-03-03 1996-09-12 Advanced Micro Devices, Inc. Commande du niveau en continu destinee a une carte de ligne telephonique electronique
WO1999050970A1 (fr) * 1998-03-31 1999-10-07 Telefonaktiebolaget Lm Ericsson (Publ) Procede et montage dans un circuit d'interface de ligne analogique
KR100408739B1 (ko) * 2001-12-04 2003-12-11 엘지이노텍 주식회사 교환기 가입자 보드용 아날로그 슬릭 회로
EP1361735A2 (fr) * 2002-04-30 2003-11-12 Texas Instruments Incorporated Circuit d'adaptation d'impedance de ligne utilisant une fonction de transfert configurable
EP1361735A3 (fr) * 2002-04-30 2003-12-03 Texas Instruments Incorporated Circuit d'adaptation d'impedance de ligne utilisant une fonction de transfert configurable
US7062037B2 (en) 2002-04-30 2006-06-13 Texas Instruments Incorporated Generic line impedance matching circuit using decomposed configurable transfer functions

Also Published As

Publication number Publication date
GR880100377A (el) 1989-03-08
PT87686A (pt) 1989-05-31
SE8702486L (sv) 1988-12-16
ES2008537A6 (es) 1989-07-16
SE457923B (sv) 1989-02-06
SE8702486D0 (sv) 1987-06-15
AU1957688A (en) 1989-01-19
EP0321540A1 (fr) 1989-06-28

Similar Documents

Publication Publication Date Title
US5148427A (en) Non-linear echo canceller
US4387273A (en) Subscriber line interface circuit with impedance synthesizer
US4096361A (en) Test apparatus for obtaining impedance settings for hybrid balance networks
US4273963A (en) Automatic equalization for digital transmission systems
US4268727A (en) Adaptive digital echo cancellation circuit
EP0112731A2 (fr) Circuit d'interface de ligne d'abonné
US4284859A (en) Adaptive electronic hybrid circuit
CA1168776A (fr) Circuit automatique numerique pour synthetiser les impedances de fin de ligne
US6195414B1 (en) Digital facility simulator with CODEC emulation
US4386430A (en) Automatic equalizer for synthesizing recursive filters
WO1988010539A1 (fr) Appareil de creation d'une impedance de terminaison de ligne regulable
JPS6094593A (ja) インターフエイス回路、音声データインターフエイス回路および音声データ信号を回路内でインターフエイスする方法
NO157037B (no) En digital abonnentlinjekrets.
US4057696A (en) Recursive-like adaptive echo canceller
GB1563541A (en) Signal transmission circuit
US5526425A (en) Interface circuit between a four wire line and a two wire line
US4894864A (en) Interface circuit
US4377858A (en) Digital two-to-four wire converter for full duplex signals
US3919502A (en) Balancing network for voice frequency telephone repeaters
EP0636296B1 (fr) Synthetiseur d'impedance pour un circuit d'interface d'une ligne d'abonne
US5172410A (en) Conference telephone system and method
US3711660A (en) Hybrid networks
JP2928801B2 (ja) エコー相殺方法および加入者ラインオーディオ処理回路
US5084866A (en) Transversal filter echo canceller
AU541565B2 (en) Automatic equalization for digital transmission systems

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR DK FI JP KR NO US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1988906145

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1988906145

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1988906145

Country of ref document: EP

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载