USRE37032E1 - Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects - Google Patents
Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects Download PDFInfo
- Publication number
- USRE37032E1 USRE37032E1 US09/253,492 US25349299A USRE37032E US RE37032 E1 USRE37032 E1 US RE37032E1 US 25349299 A US25349299 A US 25349299A US RE37032 E USRE37032 E US RE37032E
- Authority
- US
- United States
- Prior art keywords
- titanium
- films
- layer
- semiconductor device
- aluminum
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000010936 titanium Substances 0.000 title claims abstract description 57
- 229910052719 titanium Inorganic materials 0.000 title claims abstract description 37
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 26
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 title claims abstract description 25
- 239000010703 silicon Substances 0.000 title claims abstract description 18
- 229910052782 aluminium Inorganic materials 0.000 title abstract description 24
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 title abstract description 18
- 229910052721 tungsten Inorganic materials 0.000 title abstract description 9
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 title abstract description 8
- 239000010937 tungsten Substances 0.000 title abstract description 8
- 229910018125 Al-Si Inorganic materials 0.000 claims abstract description 39
- 229910018520 Al—Si Inorganic materials 0.000 claims abstract description 39
- 239000003870 refractory metal Substances 0.000 claims abstract description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 8
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 4
- 239000000956 alloy Substances 0.000 claims abstract description 4
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 4
- 229910052681 coesite Inorganic materials 0.000 claims abstract description 3
- 229910052906 cristobalite Inorganic materials 0.000 claims abstract description 3
- 229910052682 stishovite Inorganic materials 0.000 claims abstract description 3
- 229910052905 tridymite Inorganic materials 0.000 claims abstract description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 16
- 239000004065 semiconductor Substances 0.000 claims description 15
- 239000000758 substrate Substances 0.000 claims description 5
- 229910052726 zirconium Inorganic materials 0.000 claims description 5
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 claims description 4
- 229910052735 hafnium Inorganic materials 0.000 claims description 4
- 229910052715 tantalum Inorganic materials 0.000 claims description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 3
- -1 aluminum silicon titanium Chemical compound 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000011651 chromium Substances 0.000 claims description 3
- 239000012212 insulator Substances 0.000 claims description 3
- 229910052720 vanadium Inorganic materials 0.000 claims description 3
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 claims description 3
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims 3
- 229910004298 SiO 2 Inorganic materials 0.000 claims 1
- 229910001069 Ti alloy Inorganic materials 0.000 claims 1
- WFISYBKOIKMYLZ-UHFFFAOYSA-N [V].[Cr] Chemical compound [V].[Cr] WFISYBKOIKMYLZ-UHFFFAOYSA-N 0.000 claims 1
- 235000012239 silicon dioxide Nutrition 0.000 claims 1
- 229910052814 silicon oxide Inorganic materials 0.000 claims 1
- 229910052751 metal Inorganic materials 0.000 abstract description 10
- 239000002184 metal Substances 0.000 abstract description 10
- 238000012360 testing method Methods 0.000 abstract description 6
- 239000011229 interlayer Substances 0.000 abstract 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 abstract 1
- 229910008332 Si-Ti Inorganic materials 0.000 description 11
- 229910006749 Si—Ti Inorganic materials 0.000 description 11
- 238000000034 method Methods 0.000 description 7
- 238000000137 annealing Methods 0.000 description 5
- 238000013459 approach Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 5
- 230000035882 stress Effects 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 230000006872 improvement Effects 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910018594 Si-Cu Inorganic materials 0.000 description 3
- 229910008465 Si—Cu Inorganic materials 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 229910018575 Al—Ti Inorganic materials 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910017758 Cu-Si Inorganic materials 0.000 description 2
- 229910017931 Cu—Si Inorganic materials 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 239000002244 precipitate Substances 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910018182 Al—Cu Inorganic materials 0.000 description 1
- 241000408659 Darpa Species 0.000 description 1
- 229910020968 MoSi2 Inorganic materials 0.000 description 1
- 229910010039 TiAl3 Inorganic materials 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- 229910008814 WSi2 Inorganic materials 0.000 description 1
- CSDREXVUYHZDNP-UHFFFAOYSA-N alumanylidynesilicon Chemical compound [Al].[Si] CSDREXVUYHZDNP-UHFFFAOYSA-N 0.000 description 1
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000000399 optical microscopy Methods 0.000 description 1
- 238000010587 phase diagram Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 238000004626 scanning electron microscopy Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12528—Semiconductor component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12632—Four or more distinct components with alternate recurrence of each type component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12736—Al-base component
- Y10T428/12743—Next to refractory [Group IVB, VB, or VIB] metal-base component
Definitions
- This invention is directed to the field of semiconductor devices, and more particularly to films useful in interconnects in integrated circuits.
- level will be used to describe conductors which are separated by an insulator; the term, “layer” will be used to describe different conductors together at one level of interconnection.
- Another objective is to provide a structure which is dry etchable, to facilitate processing.
- Yet another objective is to provide smooth conductive films having reduced electrical resistivity.
- FIGS. 1A, 1 B and 1 C are cross sections schematic of homogeneous and layered structures incorporating the present invention
- FIG. 2 comprises SEM photomicrographs, surface profiles and resistivity of pure Al and Al-Cu-Si, showing hillocks;
- FIG. 3 comprises SEM photomicrographs, surface profiles and resistivity of homogeneous and layered films using Al-Si and Ti;
- FIG. 4 is a chart of failures by shorting in a two-level metal interconnection test structure as a function of atomic percentage of Ti;
- FIG. 5 comprises a chart showing resistivity of homogeneous Al-Si-Ti films as a function of atomic percentage Ti;
- FIG. 6 shows mechanical stress versus measurement temperature of Al-Si and Al-Si-Cu films
- FIG. 7A shows stresses in homogeneous Al-Si-Ti films versus measurement temperature
- FIG. 7B shows stresses in layered Al-Si with Ti films versus temperature
- FIGS. 8A and 8B comprises surface profiles of various Al-Si metal systems used in conjunction with titanium
- FIG. 9 comprises surface profiles of Al-W metal systems
- FIG. 10 illustrates test results of two level metal capacitor arrays formed of at least one level (lower) of the present invention.
- FIG. 11 is a scanning electron micrograph showing micron and sub-micron dry etched interconnects using Al-Si-Ti and Al-Si layered with Ti.
- the equipment used in forming all of the films described in the present application was a magnetron sputtering system.
- the films were prepared by either depositing simultaneously or layering aluminum or Al-Si with other elements. Homogeneous films can also be made from a single target. In the sputtering process, the wafers sit vertically on a drum which rotates, passing in front of each target.
- the base pressure was below 1.5 ⁇ 10 ⁇ 7 millibar (MBAR) and the argon gas pressure during sputtering was 2.0 ⁇ 10 ⁇ 3 MBAR.
- MBAR millibar
- the films were deposited on thermally oxidized silicon substrates and exposed to 450° C. annealing in H 2 /N 2 gas for 30 minutes.
- the presence of hillocks on the film was primarily determined by using an Alphastep surface profiler. Optical and scanning electron microscopy were also used.
- the resistivity of films was determined by first using a four point probe to measure the sheet resistance; then steps were etched, and a surface profiler was used to determine the thickness. These measurements were done for deposited as well as annealed films.
- each level of a multilevel interconnection comprises either a plurality of alternating layers of Al-Si alternating with a refractory metal which is preferably Ti as shown in FIG. 1B; a single level of Al-Si with a level of a refractory metal, preferably Ti, on top as shown in FIG. 1A; or a single homogeneous film comprising Al-Si-Ti as shown in FIG. 1 C.
- a refractory metal which is preferably Ti as shown in FIG. 1B
- a single level of Al-Si with a level of a refractory metal, preferably Ti, on top as shown in FIG. 1A or a single homogeneous film comprising Al-Si-Ti as shown in FIG. 1 C.
- the approaches of FIGS. 1B and 1C are the preferred embodiment. In all embodiments, the presence of Si was essential to effective functioning of the film.
- the atomic percentage of Ti in the homogeneous film of FIG. 1C should be between 1 and 4 at. % with the preferred range being 2-3.5 at. % and the preferred level 2.5 at. %.
- the histograms of FIG. 10 which comprise short-circuit testing of capacitors fabricated using two-layer metalization show the improved results over the prior art using either the layered approach of FIG. 1B or the homogeneous film of FIG. 1 C. Specifically, pure Al performed quite poorly, and Al-Si-Cu had an undesirable number of breakdowns below 120 volts. The use of 2.4 at. % Ti in homogeneous layers (slightly below the preferred range) reduced breakdowns further; the use of layered Al-Si-Ti was the ideal case.
- FIG. 8B shows the smooth surface profiles which result from the layered approach. It can be seen that Al-Si with a thin layer of Ti on the bottom is somewhat more effective (FIG.
- FIG. 8 Bii than Al or Al-Cu, but less effective than the other approaches of the present invention.
- This method has been tried earlier by other researchers for purposes of providing barrier metals. (See R. W. Bower, Applied Physics Letters, Vol. 23, No. 2, July 1973, p. 99.)
- the method of FIG. 8 Bii is not as desirable as those disclosed above as shown graphically by the comparative surface profiles of FIG. 8.
- a layer of Ti on top of Al-Si (FIG. 8 Bi) is quite smooth and effective. Multiple layers of Ti alternating with Al-Si is close to the ideal case, as confirmed by FIG. 10 .
- the Ti-Al-Si ternary phase diagram shows that the solid solubility limit of Si in TiAl 3 is much higher than that of pure Al. It also shows that if enough Si is present, a three phase region is entered. In our experiments, films of homogeneous Al-Ti were rough, the films of Al-Si-Ti were smooth when the concentration was below 4.0 at. % but above this value the films were rough. Large spike like hillocks which appear in FIG. 8 Aiii begin at about 3.5 at. %.
- the hillock problem can be virtually eliminated as demonstrated graphically in FIG. 3 . It was found that the number of failures due to hillocks was significantly reduced in the testing of two level metal capacitors as shown in FIG. 4, made with at least one level of a homogeneous Al-Si-Ti film where the Ti was about 2.5 at. %.
- FIG. 4 The resistivity of film shown in FIG. 4 is plotted in FIG. 5, which shows that hillock-free films can be fabricated with a resistivity of 5.4 micron ohm-cm.
- the improvements in stress as a function of temperature for a homogeneous Al-Si-Ti film as compared to the prior art Al-Si or Al-Si-Cu films is dramatically shown in FIGS. 6 and 7.
- the dramatic improvement in surface profiles of layered and homogeneous films incorporating a refractory metal, preferably Ti, in Al-Si, is graphically demonstrated in the surface profile of FIG. 8 . It is believed that films may be effective with as little as 1 at. % or as much as 4 at. % Ti. Some improvement is achieved with a different refractory metal such as tungsten (W) as shown in FIG. 9; it is also apparent from these surface profiles that problems remain possibly due to stresses.
- W tungsten
- the present invention discloses that conductive interconnections comprising a homogeneous film of Al-Si-Ti, or alternatively, Al-Si alternated with Ti provides hillock-free, dry etchable low resistivity electromigration resistant films.
- the films are also believed to be electromigration resistant. It appears that the use of tungsten in the homogeneous or layered films may also yield improved results if very low concentrations are used, although titanium would be preferable. It also appears that other refractory metals such as zirconium, tantalum, halnium, vanadium and chromium could produce good results.
- the presence of silicon in the aluminum film is necessary to achieve the desired results, because Si functions to keep the titanium layer intact.
- the resistivity of the layered films is lower than the homogeneous films, approaching the value for Al-Si alone.
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Layered structures (e.g., Al-Si/Ti/Al-Si . . . ) and homogeneous alloys of aluminum and aluminum/1 at. % silicon with titanium and tungsten and other refractory metals have been found to significantly reduce hillock densities in the films when small amounts of titanium or tungsten are homogeneously added. However, the resistivity of the films can become excessive. In addition, a new type of low density hillock can form. Layering of the films eliminates all hillocks and results in films of low resistivity. Such layered and homogeneous films made with Al-Si and Ti were found to be dry etchable. Electrical shorts in test structures with two levels of metal and LPCVD SiO2 as an interlayer dielectric have been characterized and layered films using Al-Si and Ti gave excellent results.
Description
This invention was made with Government support under contract MDA-903-84-K-0062 awarded by the DARPA. The Government has certain rights in this invention.
This invention is directed to the field of semiconductor devices, and more particularly to films useful in interconnects in integrated circuits.
With advances in integrated circuit technology, device dimensions are being scaled down and concurrently the chip size and complexity are continually increasing. Since the smaller size of devices makes them faster, circuit performance should improve. However, the higher complexity and larger chip size require closely spaced, long interconnecting lines. As a result, the RC time delay, the IR voltage drop, the power consumption and cross-talk noise associated with the interconnection lines can become appreciable. Thus, even with very fast devices, the overall performance of a large circuit can be seriously affected by the limitations of the interconnections.
To accommodate the needs of future VLSI technology, new materials must be investigated for use in fabricating multilevel interconnections. In this application, the term, “level” will be used to describe conductors which are separated by an insulator; the term, “layer” will be used to describe different conductors together at one level of interconnection.
For a long time, aluminum has been used to form the metal in interconnections; however, as device dimensions are scaled down, the current density increases, resulting in a decrease in reliability. Some of the problems with pure aluminum are electromigration, high solubility and diffusivity of silicon leading to poor contract reliability to shallow junctions, and hillock formation causing electrical shorts between successive levels of aluminum. Such hillock formation is an especially notable problem in multilevel interconnection films, causing shorts between levels.
However, aluminum is preferred over most other metals for interconnection structures because of its low resistivity and silicon compatibility. Tungsten has been used for interconnections, and it has been urged that the resistance of CVD tungsten can be as good as deposited aluminum when step coveraged is considered. However, various planarization processes can be used to overcome the increased resistances associated with thickness reduction and steps. Aluminum-copper is sometimes used to solve problems characteristic of pure aluminum. However, it is known that it is difficult to dry etch this combination; the combination corrodes easily; and, hillocks are not completely eliminated. In addition, it has been found that copper rapidly diffuses through SiO2 degrading underlying device characteristics.
Studies have been done on the problem of hillock formation due to electrical and/or thermal stress. Hillocks form in part because of large differences between the thermal expansion coefficients of Al and Si. One known method of reducing these hillocks is to deposit a film beneath the Al which has an expansion coefficient between that of Al and Si. This is usually done with silicides such as WSi2 or MoSi2. It was also tried with a Ti-W alloy as the bottom layer, but with no noticeable improvement in hillock density, although an increase in electromigration lifetime has been reported.
It is an objective of the present invention to provide an improved film for use in providing interconnections in an integrated circuit.
It is a further objective of the present invention to provide an improved film incorporating aluminum for use as an interconnection level in multilevel interconnection structures used ion integrated circuits.
It is another objective of the present invention to provide a multilayer interconnection film incorporating aluminum which has reduced hillocks in order to minimize breakdown in multilevel interconnection or capacitor structures in integrated circuits.
Another objective is to provide a structure which is dry etchable, to facilitate processing.
Yet another objective is to provide smooth conductive films having reduced electrical resistivity.
These and other objectives of the present invention are achieved by fabricating a film for a VLSI interconnection incorporating Al-Si which may be alternatively layered with refractory metals at each interconnection level or which may incorporate a refractory metal in a homogeneous level for a multilevel interconnection structure. It has been found that titanium (Ti) is especially useful in forming such structures; tungsten was also tested with some limited success. It is speculated that Zr, Hf, V2 and Ta will also prove to be satisfactory.
It has further been found that a sputtering technique is especially useful in laying down such films. The success of this technique has baffled many prior researchers in this field. Prior researchers have tried to alloy aluminum with metals such as titanium and have found that the resulting film have very high resistivity, making it unsuitable. This research has demonstrated that aluminum, silicon and titanium together resulted in useful films. The key features of this invention include the addition of both silicon and titanium to aluminum to provide the film, and the discovery that such a film may be laid down either as a homogeneous film or as a layered film comprising alternate layers of aluminum-silicon and the refractory metals such as titanium. The invention will be better understood with respect to the following figures wherein:
FIGS. 1A, 1B and 1C are cross sections schematic of homogeneous and layered structures incorporating the present invention;
FIG. 2 comprises SEM photomicrographs, surface profiles and resistivity of pure Al and Al-Cu-Si, showing hillocks;
FIG. 3 comprises SEM photomicrographs, surface profiles and resistivity of homogeneous and layered films using Al-Si and Ti;
FIG. 4 is a chart of failures by shorting in a two-level metal interconnection test structure as a function of atomic percentage of Ti;
FIG. 5 comprises a chart showing resistivity of homogeneous Al-Si-Ti films as a function of atomic percentage Ti;
FIG. 6 shows mechanical stress versus measurement temperature of Al-Si and Al-Si-Cu films;
FIG. 7A shows stresses in homogeneous Al-Si-Ti films versus measurement temperature;
FIG. 7B shows stresses in layered Al-Si with Ti films versus temperature;
FIGS. 8A and 8B comprises surface profiles of various Al-Si metal systems used in conjunction with titanium;
FIG. 9 comprises surface profiles of Al-W metal systems;
FIG. 10 illustrates test results of two level metal capacitor arrays formed of at least one level (lower) of the present invention; and
FIG. 11 is a scanning electron micrograph showing micron and sub-micron dry etched interconnects using Al-Si-Ti and Al-Si layered with Ti. The equipment used in forming all of the films described in the present application was a magnetron sputtering system. The films were prepared by either depositing simultaneously or layering aluminum or Al-Si with other elements. Homogeneous films can also be made from a single target. In the sputtering process, the wafers sit vertically on a drum which rotates, passing in front of each target. The base pressure was below 1.5×10−7 millibar (MBAR) and the argon gas pressure during sputtering was 2.0×10−3 MBAR. To test for hillocks and resistivity, the films were deposited on thermally oxidized silicon substrates and exposed to 450° C. annealing in H2/N2 gas for 30 minutes. The presence of hillocks on the film was primarily determined by using an Alphastep surface profiler. Optical and scanning electron microscopy were also used.
The resistivity of films was determined by first using a four point probe to measure the sheet resistance; then steps were etched, and a surface profiler was used to determine the thickness. These measurements were done for deposited as well as annealed films.
In the preferred form of this invention, each level of a multilevel interconnection comprises either a plurality of alternating layers of Al-Si alternating with a refractory metal which is preferably Ti as shown in FIG. 1B; a single level of Al-Si with a level of a refractory metal, preferably Ti, on top as shown in FIG. 1A; or a single homogeneous film comprising Al-Si-Ti as shown in FIG. 1C. The approaches of FIGS. 1B and 1C are the preferred embodiment. In all embodiments, the presence of Si was essential to effective functioning of the film.
It has been found that the atomic percentage of Ti in the homogeneous film of FIG. 1C should be between 1 and 4 at. % with the preferred range being 2-3.5 at. % and the preferred level 2.5 at. %. The histograms of FIG. 10 which comprise short-circuit testing of capacitors fabricated using two-layer metalization show the improved results over the prior art using either the layered approach of FIG. 1B or the homogeneous film of FIG. 1C. Specifically, pure Al performed quite poorly, and Al-Si-Cu had an undesirable number of breakdowns below 120 volts. The use of 2.4 at. % Ti in homogeneous layers (slightly below the preferred range) reduced breakdowns further; the use of layered Al-Si-Ti was the ideal case.
It is especially interesting to note that a classic problem with adding impurities homogeneously to Al is that the resistivity increases. It is also well known that addition of silicon or copper increases the film resistivity as well as the further problems with the addition of copper of poor dry etchability and the likelihood of corrosion. Addition of Ti or W homogeneously also increases the resistivity. However, if the films are deposited in layers as shown in FIG. 1B, the resistivity can be kept low even after long anneals. In addition, no hillocks were observed. No prior work has resulted in such a dramatic reduction in the presence of hillocks. FIG. 8B shows the smooth surface profiles which result from the layered approach. It can be seen that Al-Si with a thin layer of Ti on the bottom is somewhat more effective (FIG. 8Bii) than Al or Al-Cu, but less effective than the other approaches of the present invention. This method has been tried earlier by other researchers for purposes of providing barrier metals. (See R. W. Bower, Applied Physics Letters, Vol. 23, No. 2, July 1973, p. 99.) The method of FIG. 8Bii is not as desirable as those disclosed above as shown graphically by the comparative surface profiles of FIG. 8. A layer of Ti on top of Al-Si (FIG. 8Bi) is quite smooth and effective. Multiple layers of Ti alternating with Al-Si is close to the ideal case, as confirmed by FIG. 10.
To further reduce the resistivity of the layered films, thinner layers of Ti were deposited. It was found that films of Al-1 at. % Si with 100 angstroms of Ti resulted in an approximately 15% reduction in resistivity over that of films using 200 angstroms. The surface smoothness was the same (smooth at the 20 angstrom level).
However, when Ti layers of 50 angstroms were used, the films did show a low density of hillocks. Another possible way to reduce the resistivity of the films even further would be to lower the silicon concentration in the Al, but this may have the reverse effect because layered films of pure Al and Ti become virtually homogeneous after 30 minutes of annealing at 450° C. One interesting point to note is that even though the films of alternately sputtered pure Al and Ti become virtually homogeneous after the anneal, they are still smoother than films deposited homogeneously. Therefore, one could chose a certain thickness of Ti such as 100 angstroms and after annealing, the resulting film would consist of 3 at. % Ti if 100 angstroms of Ti were used for every 3000 angstroms of Al.
It has also been found that if Al-Si and Ti are deposited so as to form a homogeneous film as shown in FIG. 1C, similar but slightly less favorable results than the layered approach described above can be obtained.
Homogeneous films of Al-Si-Ti and Al-Ti were found to exhibit different annealing characteristics and had different resulting properties. First of all, it was found that if Si was not present in the Al, the surfaces were much rougher (see FIG. 8A). A crucial difference between homogeneous films with and without Si was that the resistivities of the Al-Si-Ti films were constantly lower after annealing; structures without Si can have resistivity values 50% higher than those with Si. The effects of the silicon appear to be interpretable if one assumes this component is controlling the precipitate morphology forming very small ternary precipitates and reducing the concentration of Si in the Al layers. The Ti-Al-Si ternary phase diagram shows that the solid solubility limit of Si in TiAl3 is much higher than that of pure Al. It also shows that if enough Si is present, a three phase region is entered. In our experiments, films of homogeneous Al-Ti were rough, the films of Al-Si-Ti were smooth when the concentration was below 4.0 at. % but above this value the films were rough. Large spike like hillocks which appear in FIG. 8Aiii begin at about 3.5 at. %.
It can be seen from FIG. 2 that hillocks constitute a major defect problem in pure aluminum or in Al-Cu-Si film. The surface profiles which are drawn beneath the pictures of FIG. 2 graphically illustrate the presence of dramatic hillocks in these prior art films, and the histograms of FIG. 10 indicate the likelihood of breakdown of capacitors formed using such films.
According to the present invention, by using Al-1 at. % Si with up to 4.0 at. % Ti, or alternatively by layering Al-Si with Ti, the hillock problem can be virtually eliminated as demonstrated graphically in FIG. 3. It was found that the number of failures due to hillocks was significantly reduced in the testing of two level metal capacitors as shown in FIG. 4, made with at least one level of a homogeneous Al-Si-Ti film where the Ti was about 2.5 at. %.
The resistivity of film shown in FIG. 4 is plotted in FIG. 5, which shows that hillock-free films can be fabricated with a resistivity of 5.4 micron ohm-cm. the improvements in stress as a function of temperature for a homogeneous Al-Si-Ti film as compared to the prior art Al-Si or Al-Si-Cu films is dramatically shown in FIGS. 6 and 7. The dramatic improvement in surface profiles of layered and homogeneous films incorporating a refractory metal, preferably Ti, in Al-Si, is graphically demonstrated in the surface profile of FIG. 8. It is believed that films may be effective with as little as 1 at. % or as much as 4 at. % Ti. Some improvement is achieved with a different refractory metal such as tungsten (W) as shown in FIG. 9; it is also apparent from these surface profiles that problems remain possibly due to stresses.
In summary, the present invention discloses that conductive interconnections comprising a homogeneous film of Al-Si-Ti, or alternatively, Al-Si alternated with Ti provides hillock-free, dry etchable low resistivity electromigration resistant films. The films are also believed to be electromigration resistant. It appears that the use of tungsten in the homogeneous or layered films may also yield improved results if very low concentrations are used, although titanium would be preferable. It also appears that other refractory metals such as zirconium, tantalum, halnium, vanadium and chromium could produce good results. The presence of silicon in the aluminum film is necessary to achieve the desired results, because Si functions to keep the titanium layer intact. Finally, the resistivity of the layered films is lower than the homogeneous films, approaching the value for Al-Si alone.
Claims (26)
1. In a semiconductor device, a conductive interconnect level formed on a silicon substrate, including an aluminum silicon titanium alloy wherein said titanium is 2-3.5 at. % of said alloy.
2. In a semiconductor device, a conductive formed on a silicon substrate including a homogeneous film of Al-Si with a refractory metal selected from the group consisting of titanium, tantalum, zirconium, hafnium, vanadium chromium, said titanium being 1-4 at. % of said film.
3. A semiconductor device as claimed in claim 2 wherein said refractory metal is titanium.
4. A semiconductor device as claimed in claim 3 wherein said titanium is 2-3.5 at. % of said film.
5. A semiconductor device as claimed in claim 3 wherein said titanium is about 2.5 at. % of said film.
6. A semiconductor device as claimed in claim 5 wherein said alloy includes about 1% silicon by weight.
7. An integrated circuit comprising a silicon substrate and a contact interconnect level comprising a homogeneous film of Al-Si with titanium wherein said titanium is 1-4 at. % of said film.
8. In a semiconductor device, a conductive level formed on a silicon substrate, including alternating layers of Al-Si with layers of a refractory metal.
9. A semiconductor device as claimed in claim 10 8, wherein said refractory metal is titanium.
10. A semiconductor device as claimed in claim 8 wherein said refractory metal is chosen from the group consisting of titanium, tantalum, zirconium, hafnium, Vanadium and chromium.
11. A semiconductor device as claimed in claim 9 wherein the conductive level is laid down on silicon or silicon dioxide, the Al-Si layer adjoining the silicon or SiO2 layer.
12. A semiconductor device as claimed in claim 8 or 10 wherein said conductive level is formed of repeating layers of said Al-Si and said refractory metal.
13. A semiconductor device as claimed in claim 9 or 11 wherein said conductive level is formed of repeating layers of said Al-Si and said titanium.
14. A semiconductor device as claimed in claim 11 including at least two layers of titanium.
15. A semiconductor device as claimed in claim 11 or 14 including a layer of titanium on top of every layer of Al-Si.
16. A device as claimed in claim 8, wherein the alternating layers include one layer of Al-Si between first and second layers of the refractory metal.
17. A device as claimed in claim 16, wherein said refractory metal is chosen from the group consisting of titanium, tantalum, zirconium, hafnium, Vanadium, and chromium.
18. A device as claimed in claim 17, wherein the one layer of Al-Si is approximately 1 at. % Si.
19. A device as claimed in claim 16, wherein the one layer of Al-Si is approximately 1 at. % Si.
20. A device as claimed in claim 8, wherein at least one layer of Al-Si is disposed on a layer of SiO 2.
21. A device as claimed in claim 20, wherein the at least one layer of Al-Si is approximately 1 at. % Si.
22. A device as claimed in claim 8, wherein the one layer of Al-Si is approximately 1 at. % Si.
23. A device as claimed in claim 8, wherein a first pair of alternating layers includes a first layer of Al-Si and a first layer of the refractory metal, and a second pair of alternating layers includes a second layer of Al-Si and a second layer of the refractory metal.
24. A device as claimed in claim 23, further comprising an insulator disposed below the first pair of layers.
25. A device as claimed in claim 24, wherein the one layer of Al-Si is approximately 1 at. % Si.
26. A device as claimed in claim 23, further comprising an insulator disposed between the first pair and the second pair of layers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/253,492 USRE37032E1 (en) | 1985-05-06 | 1999-02-19 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/731,174 US4673623A (en) | 1985-05-06 | 1985-05-06 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
US09/253,492 USRE37032E1 (en) | 1985-05-06 | 1999-02-19 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/731,174 Reissue US4673623A (en) | 1985-05-06 | 1985-05-06 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE37032E1 true USRE37032E1 (en) | 2001-01-30 |
Family
ID=24938376
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/731,174 Ceased US4673623A (en) | 1985-05-06 | 1985-05-06 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
US09/253,492 Expired - Lifetime USRE37032E1 (en) | 1985-05-06 | 1999-02-19 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/731,174 Ceased US4673623A (en) | 1985-05-06 | 1985-05-06 | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
Country Status (1)
Country | Link |
---|---|
US (2) | US4673623A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060120020A1 (en) * | 2004-12-03 | 2006-06-08 | Dowgiallo Edward J Jr | High performance capacitor with high dielectric constant material |
US20080070017A1 (en) * | 2005-02-10 | 2008-03-20 | Naoki Yoshii | Layered Thin Film Structure, Layered Thin Film Forming Method, Film Forming System and Storage Medium |
US8822336B2 (en) | 2011-06-16 | 2014-09-02 | United Microelectronics Corp. | Through-silicon via forming method |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0256557B1 (en) * | 1986-08-19 | 1993-01-07 | Fujitsu Limited | Semiconductor device having thin film wiring layer and method of forming thin wiring layer |
JPS63110765A (en) * | 1986-10-29 | 1988-05-16 | Sumitomo Metal Mining Co Ltd | Lead frame for ic |
US5171642A (en) * | 1989-04-17 | 1992-12-15 | International Business Machines Corporation | Multilayered intermetallic connection for semiconductor devices |
US5071714A (en) * | 1989-04-17 | 1991-12-10 | International Business Machines Corporation | Multilayered intermetallic connection for semiconductor devices |
US5345108A (en) * | 1991-02-26 | 1994-09-06 | Nec Corporation | Semiconductor device having multi-layer electrode wiring |
US5200359A (en) * | 1991-10-03 | 1993-04-06 | Micron Technology, Inc. | Method of decreasing contact resistance between a lower elevation aluminum layer and a higher elevation electrically conductive layer |
JP2946978B2 (en) * | 1991-11-29 | 1999-09-13 | ソニー株式会社 | Wiring formation method |
US6051490A (en) * | 1991-11-29 | 2000-04-18 | Sony Corporation | Method of forming wirings |
KR970001883B1 (en) * | 1992-12-30 | 1997-02-18 | 삼성전자 주식회사 | Semiconductor device and manufacturing method |
US5414588A (en) * | 1993-09-20 | 1995-05-09 | The Regents Of The University Of California | High performance capacitors using nano-structure multilayer materials fabrication |
US5817574A (en) * | 1993-12-29 | 1998-10-06 | Intel Corporation | Method of forming a high surface area interconnection structure |
US5518805A (en) * | 1994-04-28 | 1996-05-21 | Xerox Corporation | Hillock-free multilayer metal lines for high performance thin film structures |
US5561083A (en) * | 1994-12-29 | 1996-10-01 | Lucent Technologies Inc. | Method of making multilayered Al-alloy structure for metal conductors |
EP0852809A4 (en) * | 1995-09-29 | 1999-09-15 | Intel Corp | METAL LAYER STACK WITH TWO THIN TITANIUM LAYERS FOR INTEGRATED CIRCUIT AND RELATED CHAMBER DEPOSITION |
TW384412B (en) * | 1995-11-17 | 2000-03-11 | Semiconductor Energy Lab | Display device |
US5582881A (en) * | 1996-02-16 | 1996-12-10 | Advanced Micro Devices, Inc. | Process for deposition of a Ti/TiN cap layer on aluminum metallization and apparatus |
US5918149A (en) * | 1996-02-16 | 1999-06-29 | Advanced Micro Devices, Inc. | Deposition of a conductor in a via hole or trench |
US5838052A (en) * | 1996-03-07 | 1998-11-17 | Micron Technology, Inc. | Reducing reflectivity on a semiconductor wafer by annealing titanium and aluminum |
JPH1027797A (en) * | 1996-07-10 | 1998-01-27 | Oki Electric Ind Co Ltd | Al / Ti laminated wiring and method of forming the same |
FR2756572B1 (en) | 1996-12-04 | 1999-01-08 | Pechiney Aluminium | ALUMINUM ALLOYS WITH HIGH RECRYSTALLIZATION TEMPERATURE USED IN CATHODE SPRAYING TARGETS |
US6777810B2 (en) | 1999-02-19 | 2004-08-17 | Intel Corporation | Interconnection alloy for integrated circuits |
US6503641B2 (en) * | 2000-12-18 | 2003-01-07 | International Business Machines Corporation | Interconnects with Ti-containing liners |
JP4110973B2 (en) * | 2003-01-17 | 2008-07-02 | Jsr株式会社 | Composition for forming silicon-aluminum mixed film, silicon-aluminum mixed film and method for forming the same |
DE102004036142B4 (en) * | 2004-07-26 | 2009-04-09 | Infineon Technologies Ag | Semiconductor device having a metallization with a plurality of separated by at least one barrier layer metallization layers and method for its preparation |
US8003536B2 (en) * | 2009-03-18 | 2011-08-23 | International Business Machines Corporation | Electromigration resistant aluminum-based metal interconnect structure |
US10763271B2 (en) | 2018-06-27 | 2020-09-01 | Sandisk Technologies Llc | Three-dimensional memory device containing aluminum-silicon word lines and methods of manufacturing the same |
US11164883B2 (en) * | 2018-06-27 | 2021-11-02 | Sandisk Technologies Llc | Three-dimensional memory device containing aluminum-silicon word lines and methods of manufacturing the same |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4164461A (en) | 1977-01-03 | 1979-08-14 | Raytheon Company | Semiconductor integrated circuit structures and manufacturing methods |
JPS55138255A (en) | 1979-04-13 | 1980-10-28 | Toshiba Corp | Manufacture of semiconductor device |
JPS58137231A (en) | 1982-02-09 | 1983-08-15 | Nec Corp | Integrated circuit device |
JPS5974647A (en) | 1982-10-22 | 1984-04-27 | Hitachi Ltd | Aluminum or aluminum alloy wiring |
US4492813A (en) * | 1982-11-19 | 1985-01-08 | Siemens Aktiengesellschaft | Amorphous silicon solar cell |
US4527184A (en) * | 1982-12-01 | 1985-07-02 | Siemens Aktiengesellschaft | Integrated semiconductor circuits with contact interconnect levels comprised of an aluminum/silicon alloy |
-
1985
- 1985-05-06 US US06/731,174 patent/US4673623A/en not_active Ceased
-
1999
- 1999-02-19 US US09/253,492 patent/USRE37032E1/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4164461A (en) | 1977-01-03 | 1979-08-14 | Raytheon Company | Semiconductor integrated circuit structures and manufacturing methods |
JPS55138255A (en) | 1979-04-13 | 1980-10-28 | Toshiba Corp | Manufacture of semiconductor device |
JPS58137231A (en) | 1982-02-09 | 1983-08-15 | Nec Corp | Integrated circuit device |
US4556897A (en) | 1982-02-09 | 1985-12-03 | Nippon Electric Co., Ltd. | Titanium coated aluminum leads |
JPS5974647A (en) | 1982-10-22 | 1984-04-27 | Hitachi Ltd | Aluminum or aluminum alloy wiring |
US4492813A (en) * | 1982-11-19 | 1985-01-08 | Siemens Aktiengesellschaft | Amorphous silicon solar cell |
US4527184A (en) * | 1982-12-01 | 1985-07-02 | Siemens Aktiengesellschaft | Integrated semiconductor circuits with contact interconnect levels comprised of an aluminum/silicon alloy |
Non-Patent Citations (3)
Title |
---|
P. S. McLeod et al, J. Vac. Sci. Techn, vol. 14, No. 1 pp. 263-265, Jan./Feb. 1977. * |
R.W. Bower, Appl.Phys.Letters, vol. 23, No. 2 p. 99-101, Jul. 15, 1973. * |
Vance Hoffman, Solid State Techn. pp. 57-66, Dec. 1976. * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060120020A1 (en) * | 2004-12-03 | 2006-06-08 | Dowgiallo Edward J Jr | High performance capacitor with high dielectric constant material |
US7428137B2 (en) | 2004-12-03 | 2008-09-23 | Dowgiallo Jr Edward J | High performance capacitor with high dielectric constant material |
US20080070017A1 (en) * | 2005-02-10 | 2008-03-20 | Naoki Yoshii | Layered Thin Film Structure, Layered Thin Film Forming Method, Film Forming System and Storage Medium |
US8822336B2 (en) | 2011-06-16 | 2014-09-02 | United Microelectronics Corp. | Through-silicon via forming method |
Also Published As
Publication number | Publication date |
---|---|
US4673623A (en) | 1987-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE37032E1 (en) | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects | |
US5565707A (en) | Interconnect structure using a Al2 Cu for an integrated circuit chip | |
US6258466B1 (en) | Metallization on titanium aluminide | |
JP5132400B2 (en) | Soft metal conductor and method for forming the same | |
US5286676A (en) | Methods of making integrated circuit barrier structures | |
US5345108A (en) | Semiconductor device having multi-layer electrode wiring | |
US4980752A (en) | Transition metal clad interconnect for integrated circuits | |
Hu et al. | Electromigration in two-level interconnects of Cu and Al alloys | |
JPS63142835A (en) | Integrated semiconductor circuits and their manufacturing methods | |
JPH1174268A (en) | Integrated circuit and its manufacture | |
US5976970A (en) | Method of making and laterally filling key hole structure for ultra fine pitch conductor lines | |
US6465376B2 (en) | Method and structure for improving electromigration of chip interconnects | |
US5238874A (en) | Fabrication method for laminated films comprising Al-Si-Co alloy film and refractory metal silioide copper film | |
JP2951636B2 (en) | Method for manufacturing a metallization structure | |
US5051812A (en) | Semiconductor device and method for manufacturing the same | |
US6200894B1 (en) | Method for enhancing aluminum interconnect properties | |
US7943505B2 (en) | Advanced VLSI metallization | |
US6690092B2 (en) | Multilayer interconnection structure of a semiconductor device | |
CN1198252A (en) | Metal stack for integrated circuit having two thin layers of titanium with dedicated chamber depositions | |
KR100353657B1 (en) | Al/Ti LAYERED INTERCONNECTION AND METHOD OF FORMING SAME | |
JP2977300B2 (en) | Al alloy laminated wiring structure and method of forming the same | |
JP2000150520A (en) | Interconnects and methods of manufacturing interconnects | |
US20040020891A1 (en) | Low Cu percentages for reducing shorts in AlCu lines | |
JP2674473B2 (en) | Wiring structure | |
JP2000323477A (en) | Wiring structure of semiconductor device |