US9349628B2 - Method and an alignment plate for engaging a stiffener frame and a circuit board - Google Patents
Method and an alignment plate for engaging a stiffener frame and a circuit board Download PDFInfo
- Publication number
- US9349628B2 US9349628B2 US13/848,549 US201313848549A US9349628B2 US 9349628 B2 US9349628 B2 US 9349628B2 US 201313848549 A US201313848549 A US 201313848549A US 9349628 B2 US9349628 B2 US 9349628B2
- Authority
- US
- United States
- Prior art keywords
- circuit board
- stiffener frame
- plate
- alignment plate
- stiffener
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 239000003351 stiffener Substances 0.000 title claims abstract description 124
- 238000000034 method Methods 0.000 title claims abstract description 42
- 230000002093 peripheral effect Effects 0.000 claims abstract description 12
- 230000008878 coupling Effects 0.000 claims abstract description 4
- 238000010168 coupling process Methods 0.000 claims abstract description 4
- 238000005859 coupling reaction Methods 0.000 claims abstract description 4
- 239000004065 semiconductor Substances 0.000 claims description 38
- 239000000853 adhesive Substances 0.000 claims description 31
- 230000001070 adhesive effect Effects 0.000 claims description 31
- 230000006835 compression Effects 0.000 claims description 10
- 238000007906 compression Methods 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 239000000758 substrate Substances 0.000 description 22
- 239000000463 material Substances 0.000 description 15
- 239000010410 layer Substances 0.000 description 12
- 229910000679 solder Inorganic materials 0.000 description 12
- 230000008569 process Effects 0.000 description 9
- 238000003491 array Methods 0.000 description 6
- 239000004593 Epoxy Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 239000004033 plastic Substances 0.000 description 3
- 229920003023 plastic Polymers 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910001220 stainless steel Inorganic materials 0.000 description 2
- 239000010935 stainless steel Substances 0.000 description 2
- 229920002449 FKM Polymers 0.000 description 1
- 229910001374 Invar Inorganic materials 0.000 description 1
- 229910000990 Ni alloy Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005266 casting Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 229920001971 elastomer Polymers 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 229920001973 fluoroelastomer Polymers 0.000 description 1
- 238000005242 forging Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 238000010329 laser etching Methods 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000002825 nitriles Chemical class 0.000 description 1
- 238000010943 off-gassing Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 239000005060 rubber Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0008—Apparatus or processes for manufacturing printed circuits for aligning or positioning of tools relative to the circuit board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10152—Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/10155—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10977—Encapsulated connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0147—Carriers and holders
- H05K2203/0165—Holder for holding a Printed Circuit Board [PCB] during processing, e.g. during screen printing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0147—Carriers and holders
- H05K2203/0169—Using a temporary frame during processing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/16—Inspection; Monitoring; Aligning
- H05K2203/167—Using mechanical means for positioning, alignment or registration, e.g. using rod-in-hole alignment
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49133—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
- Y10T29/53178—Chip component
Definitions
- This invention relates generally to semiconductor processing, and more particularly to methods and apparatus for curing stiffener ring adhesives.
- One frequently-used package consists of a substrate upon which a semiconductor chip is mounted.
- the upper surface of the substrate includes conductive pads.
- the semiconductor chip is manufactured with a plurality of bump pads.
- a collection of solder joints are provided between the bump pads of the semiconductor chip and the corresponding conductive pads of the package substrate to establish ohmic contact. After the semiconductor chip is seated on the substrate, a reflow process is performed to enable the solder bumps of the semiconductor chip to metallurgically link to the solder pads of the substrate.
- CTE coefficients of thermal expansion
- One conventional type of substrate consists of a core laminated between upper and lower build-up layers.
- the core itself usually consists of four layers of glass-filled epoxy.
- the build-up layers which may number four or more on opposite sides of the core, are formed from some type of resin.
- Various metallization structures are interspersed in the core and build-up layers in order to provide electrical pathways between pins or pads on the lowermost layer of the substrate and pads that bond with the chip solder bumps.
- the core provides a particular stiffness to the substrate. Even with that provided stiffness, conventional substrates still tend to warp due to mismatches in the CTE's for the semiconductor chip, the underfill and the package substrate.
- a typical conventional stiffener ring includes a central opening to accommodate the semiconductor chip while leaving a gap.
- the gap is used to dispense the aforementioned underfill.
- Underfill is conventionally dispensed in the gap as a dot or a line. After dispensing, capillary action draws the underfill into the space between the semiconductor chip and the package substrate.
- the present invention is directed to overcoming or reducing the effects of one or more of the foregoing disadvantages.
- a method of coupling a circuit board to a stiffener frame includes positioning the stiffener frame in a fixture and positioning the circuit board on the stiffener frame.
- An adhesive is positioned between the stiffener frame and the circuit board.
- An alignment plate is positioned on the stiffener frame. The alignment plate has a shoulder to engage an edge of the stiffener frame.
- the alignment plate also includes a first opening with a peripheral wall to restrain movement of the circuit board relative to the stiffener frame.
- a method of manufacturing includes fabricating an alignment plate that has a shoulder to engage an edge of a stiffener frame adapted to couple to a circuit board.
- the alignment plate includes a first opening with a peripheral wall to restrain movement of the circuit board relative to the stiffener frame.
- an apparatus for engaging a stiffener frame and a circuit board positioned in a fixture includes an edge.
- the apparatus includes an alignment plate that has a shoulder to engage the edge of the stiffener frame.
- the alignment plate includes a first opening with a peripheral wall to restrain movement of a circuit board relative to the stiffener frame.
- FIG. 1 is a pictorial view of an exemplary embodiment of a fixture or bookcase designed to hold various components, such as stiffener frames and circuit boards coupled thereto;
- FIG. 2 is a pictorial view of an exemplary embodiment of a circuit board, stiffener frame and semiconductor chip mounted on the circuit board;
- FIG. 3 is a pictorial view of corner portions of the exemplary circuit board and stiffener frame
- FIG. 4 is a sectional view of FIG. 1 taken at section 4 - 4 ;
- FIG. 5 is a portion of FIG. 4 shown at greater magnification
- FIG. 6 is plan view of a portion of an exemplary alignment plate usable with the exemplary bookcase
- FIG. 7 is a pictorial view of an exemplary embodiment of a bookcase body
- FIG. 8 is a sectional view of the exemplary bookcase with the alignment plate exploded and a furnace shown schematically;
- FIG. 9 is a pictorial view of the exemplary circuit board and semiconductor chip undergoing underfill application.
- FIG. 10 is a flow chart of an exemplary stiffener frame attach process
- FIG. 11 is a flow chart of an alternate exemplary stiffener frame attach process.
- One example includes a bookcase engaging a stiffener frame and a circuit board.
- the bookcase includes an alignment plate that has a shoulder to engage the edge of the stiffener frame.
- the alignment plate includes a first opening with a peripheral wall to restrain movement of a circuit board relative to the stiffener frame.
- a coil spring is used to engage a compression plate against the circuit board.
- the bookcase provides more uniform loading against the circuit board and better restraint against board/frame movement. Additional details will now be described.
- the bookcase 10 may include a lid 35 that is pivotably connected to the body 15 by way of a hinge 40 and pin 45 .
- the lid 35 may be secured in a closed position as shown in FIG. 1 by way of spaced-apart latches 50 and 55 .
- the latches 50 and 55 are pivotable as indicated by the arrows 60 and 65 and operable to engage respective pins 70 and 75 that are coupled to the body 15 .
- the latches 50 and 55 may be pivotably connected to the lid 35 by way of respective pins 80 and 85 .
- the lid 35 is operable to compress portions of the plate 30 against select portions of the circuit boards (not visible).
- the lid 35 and the body 15 may be used to provide compression of the plate 30 .
- a variety of mechanisms may be used to secure the lid 35 in place, such as latches, friction fits, magnets or virtually any other type of fastening mechanism.
- the components of the bookcase 10 as well as the plates 25 , 27 and 30 are designed to hold relatively sensitive components, such as circuit boards, during various processing steps. Accordingly, it is desirable for the components of the bookcase 10 and the plates 25 , 27 and 30 to be composed of relatively inert materials, such as stainless steel, aluminum, or other materials resistant to corrosion and/or contamination.
- FIG. 2 is a partially exploded pictorial view.
- the semiconductor chip device 90 may include a semiconductor chip 95 flip-chip or otherwise mounted to a circuit board 100 and a stiffener frame 105 also mounted to the circuit board 100 .
- the circuit board 100 includes a top side 110 and a bottom side 115 and may have a square, rectangular or other footprint.
- the semiconductor chip 95 and the stiffener frame 105 may both be mounted to the top side 110 .
- the top side 110 may be populated with plural components 120 , which may be passive devices like capacitors, inductors or resistors, or active devices, such as integrated circuits.
- the stiffener frame 105 in this illustrative embodiment includes a flat seating surface 125 to seat on the circuit board 100 and vice versa, and a central opening 127 sized to accommodate one more electronic components, which might include the semiconductor chip 95 and the components 120 .
- the stiffener frame 105 may be provided with plural slots, one of which is labeled 128 . The slots 128 may be provided to accommodate the placement of the components such as the components 120 .
- the stiffener frame 105 may be brought into engagement with the circuit board 100 and the various components, such as the components 120 , may project up into one of the openings, such as the slot(s) 128 . In this way, the actual surface area of the stiffener frame 105 that seats on the circuit board 100 may be increased to provide greater stiffness while still accommodating the placement of the components 120 .
- the semiconductor chip 95 and any alternatives thereof disclosed herein may be any of a myriad of different types of circuit devices used in electronics, such as, for example, microprocessors, graphics processors, combined microprocessor/graphics processors, application specific integrated circuits, memory devices or the like, and may be single or multi-core or even stacked with additional dice.
- the semiconductor chip 95 may be constructed of bulk semiconductor, such as silicon or germanium, or semiconductor on insulator materials, such as silicon-on-insulators materials.
- the semiconductor chip 95 may be flip-chip mounted to the circuit board 100 and electrically connected thereto by solder joints, conductive pillars or other structures (not shown). Optionally, wire bonding may be used.
- the circuit board 100 may be a package substrate, a circuit card, or virtually any other type of printed circuit board. Monolithic or buildup structures may be used. If a buildup design is used, the circuit board 100 may consist of a central core upon which one or more build-up layers are formed and below which an additional one or more build-up layers are formed. The core itself may consist of a stack of one or more layers. One example of such an arrangement may be termed a so called “2-2-2” arrangement where a single-layer core is laminated between two sets of two build-up layers. The number of layers in the circuit board 100° C. can vary from four to sixteen or more, although less than four may be used. So-called “coreless” designs may be used as well.
- the circuit board 100 may be provided with an interconnect array 129 , such as the depicted ball grid array, projecting from the bottom side 115 .
- interconnect array 129 such as the depicted ball grid array
- other types of interconnects may be used, such as pin grid arrays, land grid arrays or other types.
- the semiconductor chip 95 may be electrically interfaced with the circuit board 100 by way of plural interconnect structures (not visible), which may be solder joints, copper conductive pillars with or without solder or other interconnect structures.
- the semiconductor chip 95 may be covered with a lid or glob top or have another type of encapsulant (not shown).
- each corner 130 a , 130 b , 130 c and 130 d of the circuit board 100 may be provided with a concave notch 135 a , 135 b , 135 c and 135 d .
- the notches 135 a , 135 b , 135 c and 135 d are designed to accommodate corresponding corner projections 140 a , 140 b , 140 c and 140 d of the stiffener frame 105 .
- the circuit board 100 is designed to seat on the stiffener frame 105 and vice versa with the notches 135 a , 135 b , 135 c and 135 d accommodating the projections 140 a , 140 b , 140 c and 140 d .
- the projection 140 b is not visible and shown dashed.
- the notches 135 a , 135 b , 135 c and 135 d eliminate the potentially troublesome 90° corners of many conventional circuit board designs that are prone to damage.
- the projections 140 a , 140 b , 140 c and 140 d of the stiffener frame 105 protect the corners 130 a , 130 b , 130 c and 130 d from external impacts.
- the stiffener frame 105 functions like traditional stiffener frames in that it stiffens what otherwise might be a relatively flexible circuit board 100 , particularly if the circuit board 100 is configured as a coreless organic substrate.
- the projections can provide quick self-alignment capability to align the circuit board 100 with the stiffener frame 105 .
- the stiffener frame 105 and disclosed alternatives thereof may be secured to the top side 110 of the circuit board 100 by an adhesive 143 .
- the adhesive 143 may be a well-known epoxy or other type of polymeric adhesive or even a solder if the stiffener frame 105 and the circuit board 100 can tolerate solder application.
- FIG. 3 is a pictorial view of portions of the circuit board 100 and the stiffener frame 105 that include the notch 135 d and the projection 140 d .
- the following discussion of the notch 135 d and the projection 140 d of the stiffener frame 105 will be illustrative of the remainder of the circuit board 100 and the stiffener frame 105 .
- the projection 140 d may include an upper flat surface 145 d that transitions to an arcuate slope surface 150 d .
- the arcuate slope surface 150 d may transition to a vertical arcuate surface 155 d that terminates at the seating surface 125 of the stiffener frame 105 or may transition directly to the seating surface 125 .
- the setback of dimension L 2 will provide a seating surface for the plate 127 depicted in FIG. 1 and as described in more detail in conjunction with FIG. 4 .
- the notch 135 d may be formed in the circuit board 100 by mechanical sawing, stamp punching, laser cutting or etching techniques as desired, or even by molding or during a build-up process.
- the stiffener frame 105 and any others disclosed herein may be composed of a variety of materials, such as, for example, aluminum, copper, stainless steel, nickel, alloys of these or the like. Steel-nickel alloys, such as Invar, may provide favorably low thermal expansion.
- well-known plastics may be used.
- the projection 140 d may be integrally formed with the stiffener frame 105 .
- the projection 140 d may be formed by stamping, forging, casting, molding or machining or some combination of such processes as desired.
- FIG. 4 is a sectional view of FIG. 1 taken at section 4 - 4 . Due to the location of section 4 - 4 , the latch 55 of the lid 35 is visible but the other latch 50 is not.
- the body 15 is designed to hold the plates 25 , 27 and 30 as well as one or more circuit boards and stiffener frames. In this sectional view, two exemplary circuit boards 100 and 185 and respective stiffener frames 105 and 190 are visible and secured by the adhesive 143 .
- the circuit boards 100 and 185 can number other than two, take on a variety of configurations, and be provided with a number of conductor traces and vias and other structures (not visible) in order to facilitate movement of power, ground and signals.
- the circuit board 185 may include an interconnect array 192 configured like the interconnect array 129 of the circuit board 100 .
- the body 15 may be provided with upwardly projecting platforms or plateaus 195 and 200 .
- plateaus 195 and 200 provides for easier physical access to the circuit boards 100 and 185 , but a purely planar surface supporting all of the circuit boards 100 and 185 could be used as well, or even another plate-like member (not shown) that includes the plateaus 195 and 200 .
- the stiffener frame 105 may be initially transported to the body 15 by way of the plate 25 , which may be alternatively termed a “boat.”
- the plate 25 When the plate 25 is seated in the body 15 , physical support for the stiffener frames 105 and 190 is provided by the plateaus 195 and 200 .
- the body 15 includes plural vertical projections, three of which are visible and labeled 215 , 220 and 225 .
- the projections 215 , 220 and 225 are designed to provide relatively planar support for the plate 27 when in position.
- the plate 25 may include respective bores 230 , 235 and 240 through which the projections 215 , 220 and 225 project.
- the plate 25 includes holes 245 and 250 , which are designed to slip over the plateaus 195 and 200 , respectively, during placement in the body 15 .
- the plate 27 which functions as an alignment plate, is seated in the body 15 and in particular on the stiffener frames 105 and 190 . Because of the fine scale of FIG. 4 , additional details of this seating and support process for the plate 27 will be shown in FIG. 5 to be described below.
- the plate 27 includes an opening 255 , and a corresponding opening 260 positioned relative to the circuit board 185 .
- the biasing members 290 and 295 are advantageously fabricated as coil springs to provide a relatively uniform loading across the entire surfaces of the interconnect arrays 130 and 270 .
- the plate 30 is, in turn, biased by way of the lid 35 and three or more biasing members 300 , 305 and 310 , which may be leaf springs, coil springs or other type of biasing members.
- FIG. 5 The portion of FIG. 4 circumscribed by the dash and dot box 315 will be shown at greater magnification in FIG. 5 and used to describe additional details of the plate 27 and the engagement thereof with the stiffener frame 105 . The following description is also applicable to other portions of the plate 27 . Attention is now turned to FIG. 5 .
- the plate 27 includes a downwardly facing shoulder 320 which is designed to seat on the setback 173 of the stiffener frame 105 .
- the opening 255 in the plate 27 includes a peripheral wall 325 that provides slight clearance for the circuit board 100 .
- the peripheral wall 325 is designed to restrain movement of the circuit board 100 relative to the stiffener frame 105 while the adhesive 143 is undergoing a cure.
- FIG. 6 is a plan view of a portion of the plate 27 that includes the opening 255 and the sloped surface 265 described above in conjunction with FIG. 4 .
- the circuit board 100 is visible along with the interconnect array 129 thereof.
- a peripheral portion and the projections 140 a , 140 b , 140 c and 140 d of the stiffener frame 105 are visible.
- the opening 255 may be provided with plural alignment notches.
- corner notches 330 a , 330 b , 330 c and 330 d may be formed in the plate 27 , in and around the opening 255 , to accommodate the special positioning of the stiffener frame projections 140 a , 140 b , 140 c and 140 d and to bear against those projections 140 a , 140 b , 140 c and 140 d to prevent rotation of the stiffener frame 105 during attachment to the circuit board 100 .
- the plate 27 may include additional slots 335 a , 335 b , 335 c , 335 d , 335 e , 335 f , 335 g and 335 h that are designed to accommodate alignment pegs 340 a , 340 b , 340 c , 340 d , 340 e , 340 f , 340 g and 340 h of the underlying plate 25 .
- the alignment pegs 340 a , 340 b , 340 c , 340 d , 340 e , 340 f , 340 g and 340 h are utilized to hold the stiffener frame 105 in position during transport as noted above.
- the body 15 in this illustrative embodiment may include six plateaus, two of which were previously discussed and labeled 195 and 200 , and four more that are labeled 347 , 350 , 355 and 360 .
- the plateaus 195 , 200 , 345 , 350 , 355 and 360 may have the generally octagonal footprint as shown.
- virtually any other shape that is appropriate for supporting the stiffener frame and/or circuit board embodiments disclosed herein may be used.
- two of the support members 215 and 220 that were previously visible in FIG. 3 are shown along with four other support members 365 , 370 , 375 and 380 are visible and it should be understood that additional support members including the support member 225 shown in FIG. 3 but not visible in FIG.
- the stiffener frames 105 and 190 and the adhesive 143 may then be heated in a suitable furnace 382 to precure the adhesive 143 .
- the purpose of the precure is to compel a preliminary outgassing of vapors and other constituents from the adhesive 143 .
- Suitable temperatures and times for the precure will depend on the compositions of the adhesive 143 and the stiffener rings 105 and 190 .
- Fast curing adhesives may require as little as about 2.0 minutes at 100° C., however, a precure time of about 3 to 10 minutes at 100° will be more typical.
- the plate 27 may be dropped down and seated on the circuit boards 100 and 185 , the plate 30 may be dropped down and the compression plates 275 and 280 seated on the interconnect arrays 129 and 192 , and the lid 35 pivoted down to compress the compression plates 275 and 280 against the interconnect arrays, which will compress the adhesive 143 .
- a final thermal cure of the adhesive 143 may be provided by positioning the entire bookcase 10 in a suitable furnace, such as the furnace 382 , and heated to about 125° C. for about 1.5 hours to final cure. Again the temperature and time will depend on the adhesive used.
- the stiffener frames 105 and 190 are positioned on the plateaus 195 and 200 respectively.
- the plate 27 may be dropped into position so that the opening 255 is positioned over the circuit board 100 and the stiffener frame 105 and dropped into the general position shown in FIG. 3 .
- the plate 30 may be positioned so that the compression plates 275 and 280 may bear against the circuit boards 100 and 185 and the lid 35 closed to bring the compression plates 275 and 280 into a full state of compression.
- the bookcase 10 may be inserted into an appropriate furnace and the adhesives 143 may be cured.
- FIG. 9 is a pictorial view of the exemplary semiconductor chip 95 flip-chip mounted to the circuit board 100 .
- a suitable applicator 386 may be used to dispense underfill 388 through the opening 127 in the stiffener frame and on the circuit board 100 proximate the semiconductor chip 95 .
- the application may be with or without a seal pass.
- the underfill 388 may be composed of well-known epoxy materials, such as epoxy resin with or without silica fillers and phenol resins or the like. Two examples are types 8437-2 and 2BD available from Namics. A bake cure may follow application.
- FIGS. 10 and 11 Flow charts for two exemplary methods are depicted in FIGS. 10 and 11 .
- an adhesive may be applied to a stiffener ring
- the stiffener ring adhesive may undergo a precure as described elsewhere herein
- the adhesive may be subject to a final cure on a circuit board using the aforementioned bookcase 10
- a semiconductor chip may be flip-chip attached to the circuit board
- an underfill may be applied without a seal pass if desired.
- An alternate process flow is depicted pictorially in FIG. 11 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/848,549 US9349628B2 (en) | 2013-02-25 | 2013-03-21 | Method and an alignment plate for engaging a stiffener frame and a circuit board |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361768829P | 2013-02-25 | 2013-02-25 | |
US13/848,549 US9349628B2 (en) | 2013-02-25 | 2013-03-21 | Method and an alignment plate for engaging a stiffener frame and a circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140237815A1 US20140237815A1 (en) | 2014-08-28 |
US9349628B2 true US9349628B2 (en) | 2016-05-24 |
Family
ID=51386655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/848,549 Active 2034-01-02 US9349628B2 (en) | 2013-02-25 | 2013-03-21 | Method and an alignment plate for engaging a stiffener frame and a circuit board |
Country Status (1)
Country | Link |
---|---|
US (1) | US9349628B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160157335A1 (en) * | 2013-10-08 | 2016-06-02 | Cisco Technology, Inc. | Stand-Off Block |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014027020A (en) * | 2012-07-24 | 2014-02-06 | Toshiba Corp | Circuit board, electronic apparatus, and manufacturing method of circuit board |
US9349628B2 (en) * | 2013-02-25 | 2016-05-24 | Advanced Micro Devices, Inc. | Method and an alignment plate for engaging a stiffener frame and a circuit board |
US9508663B2 (en) * | 2013-07-24 | 2016-11-29 | Invensense, Inc. | Assembly and packaging of MEMS device |
US20160073493A1 (en) * | 2014-09-05 | 2016-03-10 | Andrew KW Leung | Stiffener ring for circuit board |
JP6540324B2 (en) * | 2015-07-23 | 2019-07-10 | 富士電機株式会社 | Semiconductor module and method of manufacturing semiconductor module |
CN105792540B (en) * | 2016-04-20 | 2019-06-28 | 苏州福德保瑞科技发展有限公司 | One kind exempting from consumptive material automatic production line circuit board carrier |
DE102018000338A1 (en) * | 2017-01-18 | 2018-07-19 | vhf camfacture Aktiengesellschaft | Blank holder for a dental milling machine |
SG11202004250RA (en) * | 2017-11-15 | 2020-06-29 | Sunray Scientific Llc | System and method for improved electronic component interconnections |
KR20220085137A (en) * | 2020-12-15 | 2022-06-22 | 삼성전자주식회사 | Semiconductor package including a plurality of semiconductor chips and method for manufacturing the same |
US20240114664A1 (en) * | 2022-09-29 | 2024-04-04 | Advanced Micro Devices, Inc. | Component cooler with spring mechanism |
CN118248604B (en) * | 2024-05-28 | 2024-08-27 | 长春光华微电子设备工程中心有限公司 | Material tray module |
Citations (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01124244A (en) | 1987-11-09 | 1989-05-17 | Nec Corp | Lead frame |
DE4031051A1 (en) | 1989-11-14 | 1991-05-16 | Siemens Ag | Nodule with semiconductor switch(es) and energising circuit - has metal support body with two assembly surfaces, potentially mutually separated |
US5021865A (en) * | 1988-09-08 | 1991-06-04 | Mitsubishi Denki Kabushiki Kaisha | Lead frame for semiconductor device |
JPH0494565A (en) | 1990-08-10 | 1992-03-26 | Toshiba Corp | Semiconductor device |
JPH0685151A (en) | 1992-09-02 | 1994-03-25 | Seiko Epson Corp | Semiconductor device and manufacturing method thereof |
US5317183A (en) * | 1991-09-03 | 1994-05-31 | International Business Machines Corporation | Substrate noise coupling reduction for VLSI applications with mixed analog and digital circuitry |
JPH06236959A (en) | 1993-02-10 | 1994-08-23 | Ibiden Co Ltd | Lead frame and electronic component mounting board |
US5357404A (en) * | 1991-11-18 | 1994-10-18 | The Whitaker Corporation | EMI shield, and assembly using same |
US5367193A (en) * | 1993-06-17 | 1994-11-22 | Sun Microsystems, Inc. | Low cost, thermally efficient, and surface mountable semiconductor package for a high applied power VLSI die |
US5381037A (en) * | 1993-06-03 | 1995-01-10 | Advanced Micro Devices, Inc. | Lead frame with selected inner leads coupled to an inner frame member for an integrated circuit package assemblies |
US5389817A (en) * | 1991-01-18 | 1995-02-14 | Kabushiki Kaisha Toshiba | Semiconductor device having a flat jumper lead |
US5396403A (en) * | 1993-07-06 | 1995-03-07 | Hewlett-Packard Company | Heat sink assembly with thermally-conductive plate for a plurality of integrated circuits on a substrate |
DE4338393A1 (en) | 1993-11-10 | 1995-05-11 | Philips Patentverwaltung | Arrangement for dissipating heat from (cooling) an electronic component soldered onto a printed circuit board |
EP0712160A2 (en) | 1994-11-14 | 1996-05-15 | Texas Instruments Incorporated | Improvements in or relating to semiconductor devices |
WO1996020502A1 (en) | 1994-12-28 | 1996-07-04 | National Semiconductor Corporation | Electronic package for isolated circuits |
US5552635A (en) * | 1994-01-11 | 1996-09-03 | Samsung Electronics Co., Ltd. | High thermal emissive semiconductor device package |
US5585671A (en) * | 1994-10-07 | 1996-12-17 | Nagesh; Voddarahalli K. | Reliable low thermal resistance package for high power flip clip ICs |
US5594624A (en) * | 1994-04-05 | 1997-01-14 | Thermalloy, Inc. | Strap spring for heat sink clip assembly |
US5651688A (en) * | 1995-12-20 | 1997-07-29 | Lin; Chuen-Sheng | Apparatus for mounting CPU heat dissipator |
US5710459A (en) * | 1995-05-12 | 1998-01-20 | Industrial Technology Research Institute | Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping around cap for improving integrity and reliability |
JPH1098150A (en) | 1996-09-25 | 1998-04-14 | Nec Corp | Molding-type semiconductor device |
US5745344A (en) * | 1995-11-06 | 1998-04-28 | International Business Machines Corporation | Heat dissipation apparatus and method for attaching a heat dissipation apparatus to an electronic device |
US5777852A (en) * | 1995-07-20 | 1998-07-07 | Bell; James S. | Clamping device for securing an electrical component to a circuit board |
US5804468A (en) * | 1993-03-17 | 1998-09-08 | Fujitsu Limited | Process for manufacturing a packaged semiconductor having a divided leadframe stage |
US5847928A (en) * | 1996-07-09 | 1998-12-08 | Thermalloy, Inc. | Strap spring for attaching heat sinks to circuit boards |
US5907474A (en) * | 1997-04-25 | 1999-05-25 | Advanced Micro Devices, Inc. | Low-profile heat transfer apparatus for a surface-mounted semiconductor device employing a ball grid array (BGA) device package |
US5990552A (en) * | 1997-02-07 | 1999-11-23 | Intel Corporation | Apparatus for attaching a heat sink to the back side of a flip chip package |
US6049702A (en) * | 1997-12-04 | 2000-04-11 | Rockwell Science Center, Llc | Integrated passive transceiver section |
US6108207A (en) * | 1999-06-29 | 2000-08-22 | Foxconn Precision Components Co., Ltd. | Clip for heat sink |
US6331728B1 (en) * | 1999-02-26 | 2001-12-18 | Cypress Semiconductor Corporation | High reliability lead frame and packaging technology containing the same |
US20020145180A1 (en) * | 2001-04-06 | 2002-10-10 | Makoto Terui | Semiconductor apparatus with decoupling capacitor |
US6483178B1 (en) * | 2000-07-14 | 2002-11-19 | Siliconware Precision Industries Co., Ltd. | Semiconductor device package structure |
US6504243B1 (en) * | 2000-04-07 | 2003-01-07 | Advanced Micro Devices, Inc. | Removable heat transfer apparatus for a pin grid array (PGA) device, and associated installation and removal methods |
US6528868B1 (en) * | 1998-02-21 | 2003-03-04 | Robert Bosch Gmbh | Lead frame device and method for producing the same |
US6538866B1 (en) * | 1999-05-25 | 2003-03-25 | Hitachi, Ltd. | Circuit for protecting a load from an overvoltage |
US20030151123A1 (en) * | 2002-02-11 | 2003-08-14 | Andreas Huschka | Semiconductor die package having two die paddles |
US6852567B1 (en) * | 1999-05-31 | 2005-02-08 | Infineon Technologies A.G. | Method of assembling a semiconductor device package |
US6870258B1 (en) | 2003-06-16 | 2005-03-22 | Advanced Micro Devices | Fixture suitable for use in coupling a lid to a substrate and method |
US20140237815A1 (en) * | 2013-02-25 | 2014-08-28 | Advanced Micro Devices, Inc. | Stiffener frame fixture |
-
2013
- 2013-03-21 US US13/848,549 patent/US9349628B2/en active Active
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01124244A (en) | 1987-11-09 | 1989-05-17 | Nec Corp | Lead frame |
US5021865A (en) * | 1988-09-08 | 1991-06-04 | Mitsubishi Denki Kabushiki Kaisha | Lead frame for semiconductor device |
DE4031051A1 (en) | 1989-11-14 | 1991-05-16 | Siemens Ag | Nodule with semiconductor switch(es) and energising circuit - has metal support body with two assembly surfaces, potentially mutually separated |
JPH0494565A (en) | 1990-08-10 | 1992-03-26 | Toshiba Corp | Semiconductor device |
US5389817A (en) * | 1991-01-18 | 1995-02-14 | Kabushiki Kaisha Toshiba | Semiconductor device having a flat jumper lead |
US5317183A (en) * | 1991-09-03 | 1994-05-31 | International Business Machines Corporation | Substrate noise coupling reduction for VLSI applications with mixed analog and digital circuitry |
US5357404A (en) * | 1991-11-18 | 1994-10-18 | The Whitaker Corporation | EMI shield, and assembly using same |
JPH0685151A (en) | 1992-09-02 | 1994-03-25 | Seiko Epson Corp | Semiconductor device and manufacturing method thereof |
JPH06236959A (en) | 1993-02-10 | 1994-08-23 | Ibiden Co Ltd | Lead frame and electronic component mounting board |
US5804468A (en) * | 1993-03-17 | 1998-09-08 | Fujitsu Limited | Process for manufacturing a packaged semiconductor having a divided leadframe stage |
US5381037A (en) * | 1993-06-03 | 1995-01-10 | Advanced Micro Devices, Inc. | Lead frame with selected inner leads coupled to an inner frame member for an integrated circuit package assemblies |
US5367193A (en) * | 1993-06-17 | 1994-11-22 | Sun Microsystems, Inc. | Low cost, thermally efficient, and surface mountable semiconductor package for a high applied power VLSI die |
US5396403A (en) * | 1993-07-06 | 1995-03-07 | Hewlett-Packard Company | Heat sink assembly with thermally-conductive plate for a plurality of integrated circuits on a substrate |
DE4338393A1 (en) | 1993-11-10 | 1995-05-11 | Philips Patentverwaltung | Arrangement for dissipating heat from (cooling) an electronic component soldered onto a printed circuit board |
US5552635A (en) * | 1994-01-11 | 1996-09-03 | Samsung Electronics Co., Ltd. | High thermal emissive semiconductor device package |
US5594624A (en) * | 1994-04-05 | 1997-01-14 | Thermalloy, Inc. | Strap spring for heat sink clip assembly |
US5585671A (en) * | 1994-10-07 | 1996-12-17 | Nagesh; Voddarahalli K. | Reliable low thermal resistance package for high power flip clip ICs |
EP0712160A2 (en) | 1994-11-14 | 1996-05-15 | Texas Instruments Incorporated | Improvements in or relating to semiconductor devices |
WO1996020502A1 (en) | 1994-12-28 | 1996-07-04 | National Semiconductor Corporation | Electronic package for isolated circuits |
US5710459A (en) * | 1995-05-12 | 1998-01-20 | Industrial Technology Research Institute | Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping around cap for improving integrity and reliability |
US5777852A (en) * | 1995-07-20 | 1998-07-07 | Bell; James S. | Clamping device for securing an electrical component to a circuit board |
US5850691A (en) | 1995-07-20 | 1998-12-22 | Dell Usa, L. P. | Method for securing an electronic component to a pin grid array socket |
US5745344A (en) * | 1995-11-06 | 1998-04-28 | International Business Machines Corporation | Heat dissipation apparatus and method for attaching a heat dissipation apparatus to an electronic device |
US5651688A (en) * | 1995-12-20 | 1997-07-29 | Lin; Chuen-Sheng | Apparatus for mounting CPU heat dissipator |
US5847928A (en) * | 1996-07-09 | 1998-12-08 | Thermalloy, Inc. | Strap spring for attaching heat sinks to circuit boards |
JPH1098150A (en) | 1996-09-25 | 1998-04-14 | Nec Corp | Molding-type semiconductor device |
US5990552A (en) * | 1997-02-07 | 1999-11-23 | Intel Corporation | Apparatus for attaching a heat sink to the back side of a flip chip package |
US5907474A (en) * | 1997-04-25 | 1999-05-25 | Advanced Micro Devices, Inc. | Low-profile heat transfer apparatus for a surface-mounted semiconductor device employing a ball grid array (BGA) device package |
US6049702A (en) * | 1997-12-04 | 2000-04-11 | Rockwell Science Center, Llc | Integrated passive transceiver section |
US6528868B1 (en) * | 1998-02-21 | 2003-03-04 | Robert Bosch Gmbh | Lead frame device and method for producing the same |
US6331728B1 (en) * | 1999-02-26 | 2001-12-18 | Cypress Semiconductor Corporation | High reliability lead frame and packaging technology containing the same |
US6538866B1 (en) * | 1999-05-25 | 2003-03-25 | Hitachi, Ltd. | Circuit for protecting a load from an overvoltage |
US6852567B1 (en) * | 1999-05-31 | 2005-02-08 | Infineon Technologies A.G. | Method of assembling a semiconductor device package |
US6108207A (en) * | 1999-06-29 | 2000-08-22 | Foxconn Precision Components Co., Ltd. | Clip for heat sink |
US6504243B1 (en) * | 2000-04-07 | 2003-01-07 | Advanced Micro Devices, Inc. | Removable heat transfer apparatus for a pin grid array (PGA) device, and associated installation and removal methods |
US6483178B1 (en) * | 2000-07-14 | 2002-11-19 | Siliconware Precision Industries Co., Ltd. | Semiconductor device package structure |
US20020145180A1 (en) * | 2001-04-06 | 2002-10-10 | Makoto Terui | Semiconductor apparatus with decoupling capacitor |
US20030151123A1 (en) * | 2002-02-11 | 2003-08-14 | Andreas Huschka | Semiconductor die package having two die paddles |
US20040159929A1 (en) | 2002-02-11 | 2004-08-19 | Andreas Huschka | Semiconductor die package having two die paddles |
US6870258B1 (en) | 2003-06-16 | 2005-03-22 | Advanced Micro Devices | Fixture suitable for use in coupling a lid to a substrate and method |
US20140237815A1 (en) * | 2013-02-25 | 2014-08-28 | Advanced Micro Devices, Inc. | Stiffener frame fixture |
Non-Patent Citations (4)
Title |
---|
Herrell, Dennis J., U.S. Appl. No. 08/620,670, entitled "Low-Cost Method of Packaging Multiple Integrated Circuit Chips in a Standard Semiconductor Device Package Intended for a Single Chip", filed Mar. 26, 1996, 26 pages. |
International Search Report in International Application No. PCT/US00/31962, mailed Apr. 26, 2001, 3 pages. |
Translation of Official Communication in German Application No. 10205563.7-33, mailed Apr. 25, 2006, 2 pages. |
Translation of Official Communication in German Application No. 10205563.7-33, mailed Nov. 30, 2004, 2 pages. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160157335A1 (en) * | 2013-10-08 | 2016-06-02 | Cisco Technology, Inc. | Stand-Off Block |
US9980367B2 (en) * | 2013-10-08 | 2018-05-22 | Cisco Technology, Inc. | Stand-off block |
Also Published As
Publication number | Publication date |
---|---|
US20140237815A1 (en) | 2014-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9349628B2 (en) | Method and an alignment plate for engaging a stiffener frame and a circuit board | |
US12021006B2 (en) | Package structure and method and equipment for forming the same | |
US10510687B2 (en) | Packaging devices and methods for semiconductor devices | |
US8216887B2 (en) | Semiconductor chip package with stiffener frame and configured lid | |
US8008133B2 (en) | Chip package with channel stiffener frame | |
US8384203B2 (en) | Packaging structural member | |
US8866276B2 (en) | Semiconductor chip device with polymeric filler trench | |
US9502360B2 (en) | Stress compensation layer for 3D packaging | |
US7544542B2 (en) | Reduction of damage to thermal interface material due to asymmetrical load | |
US8497162B1 (en) | Lid attach process | |
US20120098119A1 (en) | Semiconductor chip device with liquid thermal interface material | |
US9153460B2 (en) | Heatsink attachment module | |
US20160073493A1 (en) | Stiffener ring for circuit board | |
US8232138B2 (en) | Circuit board with notched stiffener frame | |
KR20210084195A (en) | Fan-out packages and methods of forming the same | |
US20130258619A1 (en) | Stiffener frame with circuit board corner protection | |
JP3291289B2 (en) | Electronic component manufacturing method | |
US20230023380A1 (en) | Underfill cushion films for packaging substrates and methods of forming the same | |
US20120288996A1 (en) | Methods and apparatus for applying an adhesive to a circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAU, WEI-CHIN;LIM, HAI-WAH;REEL/FRAME:030062/0330 Effective date: 20130321 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |