US8457266B2 - Method and device for multi-channel data alignment in transmission system - Google Patents
Method and device for multi-channel data alignment in transmission system Download PDFInfo
- Publication number
- US8457266B2 US8457266B2 US12/929,882 US92988211A US8457266B2 US 8457266 B2 US8457266 B2 US 8457266B2 US 92988211 A US92988211 A US 92988211A US 8457266 B2 US8457266 B2 US 8457266B2
- Authority
- US
- United States
- Prior art keywords
- stream data
- data
- control signal
- reverse
- deleting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
Definitions
- the present invention generally relates to a method and a device for multi-channel data alignment, and more particularly to a method and a device for multi-channel data alignment in a transmission system by analyzing a deleting and inserting state of each channel from the multi-channel data.
- the technology using non-common clock generators as a serializer at a transmission end and as a deserializer at a receiving end is generally used in a conventional transmission system to transmit communication data.
- SerDes serializers and deserializers
- the serializers and the deserializers of the multi-channel of different clock generators it is important to control the multi-channel stream data alignment, i.e. time delay analyzer.
- the deserializers and time delay analyzer are usually designed and practiced simultaneously. An interaction between the deserializers and time delay analyzer is not generally disclosed.
- the present invention mainly discloses a design of a time delay analyzer using information outputted from a plurality of deserializers to achieve multi-channel stream data alignment.
- the present invention is directed to a method for multi-channel data alignment in a transmission system, wherein a mismatch of the multi-channel data due to a speed difference situation formed from the transmission end and the receiving end is compensated to correct the mismatch channel data into the correct channel data.
- the present invention is directed to a device for multi-channel data alignment in a transmission system, wherein a mismatch channel data is corrected into a correct channel data by analyzing the received multi-channel data to determine whether a redundant symbol needs to be deleted or inserted or not.
- the present invention provides a method for multi-channel data alignment in a transmission system comprising (a) receiving a first stream data and a second stream data; (b) determining a deleting/inserting state of the first stream data and the second stream data to generate an information of mismatch data due to a speed difference situation; (c) generating a reverse inserting control signal or a reverse deleting control signal to completely restore the original first stream data and the original second stream data at a transmission end according to the deleting/inserting state of the first stream data and the second stream data; (d) deleting/inserting all stream data simultaneously after receiving the deleting/inserting state of all stream data; (e) outputting the corrected first stream data and the corrected second stream data without mismatching.
- the present invention provides a device for multi-channel data alignment in a transmission system comprising a buffering unit and a time delay processing unit.
- the buffering unit receives a first stream data and a second stream data.
- the time delay processing unit provides a plurality of push signals and a plurality of pop signals and restoring the original first stream data and the original second stream data at a transmission end by the push signals according to a reverse inserting control signal or a reverse deleting control signal.
- the first stream data and the second stream data in the buffering unit are read out by controlling the pop signals, so as to match the first stream data with the second stream data.
- the point of the present invention is about the data being transmitted serially and the skew phenomenon between the stream data being existed when processing multi-channel data transmission.
- FIG. 1 illustrates a flow chart of a multi-channel data alignment method in a transmission system according to an embodiment of the present invention.
- FIG. 2 illustrates a schematic diagram of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- FIG. 3 illustrates a sequence diagram of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- FIG. 4 illustrates a detail diagram of a time delay processing unit of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- FIG. 5 illustrates an inner detail diagram of a time delay processing unit of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- FIG. 6 illustrates a sequence diagram of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- FIG. 1 illustrates a flow chart of a multi-channel data alignment method in a transmission system according to an embodiment of the present invention.
- the method comprises: receiving a first stream data and a second stream data at step S 1 ; next determining a deleting/inserting state of the first stream data and the second stream data to generate a mismatch information of two stream data due to a speed difference situation at step S 2 ; and then compensating the first stream data and the second stream data back to an original state at a transmission end according to the deleting/inserting state at step S 3 , wherein the inserting state and the deleting state provide different push signals; and generating different pop signals and outputting a selection of a stream data source to process a deletion/insertion of all stream data simultaneously after receiving the deleting/inserting state of all stream data at step S 4 .
- the first stream data and the second stream data corrected without mismatch are generated.
- the above-mentioned push signals further comprise three kind meanings, push 0 presents not to save the stream data in a speed difference buffering unit, push 1 presents to save a stream data unit in the speed difference buffering unit, and push 2 presents to save a stream data unit and a redundant symbol unit in the speed difference buffering unit.
- the pop signals further comprise the following meanings, pop 0 presents not to read out the stream data from the speed difference buffering unit, and pop 1 presents to read out a stream data unit from the speed difference buffering unit.
- FIG. 2 illustrates a schematic diagram of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- a multi-channel data alignment device 10 in the transmission system comprises two receiving units 12 a , 12 b , two speed difference buffering units 14 a , 14 b and a time delay processing unit 16 .
- the receiving units 12 a , 12 b respectively receive a first stream data SDa and a second stream data SDb.
- the speed difference buffering units 14 a , 14 b connect the receiving units 12 a , 12 b for receiving the first stream data SDa and the second stream data SDb and generating different stream data according to a speed difference situation formed from different clock generators at a transmission end and a receiving end.
- a first stream data SDa′ and a second stream data SDb′ are correspondingly compensated by the first stream data SDa and the second stream data SDb.
- the compensating time points are different to one another since speed difference buffering units 14 a , 14 b are operated separately.
- the time delay processing unit 16 is for providing a plurality of push signals and a plurality of pop signals and matching the first stream data SDa′ and the second stream data SDb′ with time delay by the push signals and the pop signals according to a reverse inserting control signal add or a reverse deleting control signal del, so as to output the first stream data SDa′′ and the second stream data SDb′′ corrected without mismatch.
- the time delay processing unit 16 may regenerate stream data without delay time and matching with one another from the stream data with delay time. Note that the amount of the channel is not limited to two even though the embodiment illustrated herein is a two-channel stream data alignment. All kinds of the multi-channel data transmission are included in the scope of the present invention.
- the multi-channel data alignment device 10 further comprises glue logic units 18 a , 18 b connecting the speed difference buffering unit 14 a , 14 b and the time delay processing unit 16 for transmitting the first stream data SDa′ and the second stream data SDb′ from the receiving end to time delay processing unit 16 .
- FIG. 3 illustrates a sequence diagram of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- the first stream data SDa and the second stream data SDb are stream signals transmitted from the transmission end or the received stream signals before the transmission end receives
- the first stream data SDa′ and the second stream data SDb′ are the stream data passing the speed difference buffering unit.
- the first stream data SDa′ is mismatched with the second stream data SDb′ due to a redundant symbol R thereof is deleted during the speed difference of the first stream data SDa′ is compensated (passing the speed difference buffering unit), thus matched stream signals may be outputted by determining whether the redundant symbol R is missed or not and properly pushing and popping the signals according to the multi-channel data alignment device of the present invention, so as to obtain the first stream data SDa′′ and the second stream data SDb′′.
- FIG. 4 illustrates a detail diagram of a time delay processing unit of a multi-channel data alignment device in a transmission system according to an embodiment of the present invention.
- the time delay processing unit 16 herein comprises a time delay controller 162 and a plurality of deskew buffers 164 a , 164 b .
- the deskew buffers 164 a , 164 b are used for receiving the first stream data SDa′ and the second stream data SDb′
- the time delay controller 162 are used for receiving the reverse inserting control signal add and the reverse deleting control signal del and correspondingly generating the push signal PUSH and the pop signal POP.
- Time delay controller 162 receives the first stream data SDa′ and the second stream data SDb′ from buffers 164 a , 164 b and outputs the first stream data SDa′′ and the second stream data SDb′′ corrected without mismatch.
- block DEF presents the stream data delayed a cycle
- block R presents pushing a redundant symbol to the stream data.
- the method and the device for multi-channel data alignment in the transmission system of the present invention resolve the mismatch situation between the multi-channel data at the receiving end of the transmission system.
- the present invention transmits the data serially and resolves the skew situation existed between the stream data when processing multi-channel data transmission.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (9)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW099123891 | 2010-07-21 | ||
TW099123891A TWI438605B (en) | 2010-07-21 | 2010-07-21 | Method and device for aligning multi - channel data in transmission system |
TW99123891A | 2010-07-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120020436A1 US20120020436A1 (en) | 2012-01-26 |
US8457266B2 true US8457266B2 (en) | 2013-06-04 |
Family
ID=45493602
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/929,882 Active 2032-02-11 US8457266B2 (en) | 2010-07-21 | 2011-02-23 | Method and device for multi-channel data alignment in transmission system |
Country Status (2)
Country | Link |
---|---|
US (1) | US8457266B2 (en) |
TW (1) | TWI438605B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8619911B2 (en) * | 2009-12-15 | 2013-12-31 | Stmicroelectronics International N.V. | Quadrature signal decoding using a driver |
US8654895B2 (en) * | 2009-12-15 | 2014-02-18 | Stmicroelectronics International N.V. | Frequency modulated signal decoding using a driver |
US20140185610A1 (en) * | 2013-01-03 | 2014-07-03 | Qualcomm Incorporated | Selectively patching erasures in circiut-switched calls whose frame erasure rate rises above a threshold by establishing and synchronizing a voip stream |
US10464464B2 (en) * | 2015-10-27 | 2019-11-05 | David A. Pendleton | Adjustable receiver mounted vehicle ramp system |
JPWO2017085968A1 (en) * | 2015-11-17 | 2018-09-06 | ソニー株式会社 | Frame generation apparatus, frame generation method, signal extraction apparatus, signal extraction method, and image transmission system |
US10659509B2 (en) * | 2016-12-06 | 2020-05-19 | Google Llc | Detecting similar live streams ingested ahead of the reference content |
CN112600551B (en) * | 2020-12-17 | 2022-11-01 | 深圳市紫光同创电子有限公司 | Serdes interface circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5251210A (en) * | 1991-11-01 | 1993-10-05 | Ibm Corporation | Method and apparatus for transforming low bandwidth telecommunications channels into a high bandwidth telecommunication channel |
US7046174B1 (en) * | 2003-06-03 | 2006-05-16 | Altera Corporation | Byte alignment for serial data receiver |
US7467335B2 (en) * | 2005-07-01 | 2008-12-16 | Alcatel-Lucent Usa Inc. | Method and apparatus for synchronizing data channels using an alternating parity deskew channel |
-
2010
- 2010-07-21 TW TW099123891A patent/TWI438605B/en active
-
2011
- 2011-02-23 US US12/929,882 patent/US8457266B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5251210A (en) * | 1991-11-01 | 1993-10-05 | Ibm Corporation | Method and apparatus for transforming low bandwidth telecommunications channels into a high bandwidth telecommunication channel |
US7046174B1 (en) * | 2003-06-03 | 2006-05-16 | Altera Corporation | Byte alignment for serial data receiver |
US7467335B2 (en) * | 2005-07-01 | 2008-12-16 | Alcatel-Lucent Usa Inc. | Method and apparatus for synchronizing data channels using an alternating parity deskew channel |
Also Published As
Publication number | Publication date |
---|---|
TWI438605B (en) | 2014-05-21 |
US20120020436A1 (en) | 2012-01-26 |
TW201205230A (en) | 2012-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8457266B2 (en) | Method and device for multi-channel data alignment in transmission system | |
US9654810B2 (en) | Mechanism for partial encryption of data streams | |
US20120300943A1 (en) | Audio signal processing apparatus and audio signal processing method | |
US8108567B2 (en) | Method and apparatus for connecting HDMI devices using a serial format | |
CN107431614B (en) | Method and apparatus for automatic offset compensation | |
US8154657B2 (en) | Method and related device for determining timing sequence of video and audio data for high density multimedia interface | |
US8676362B2 (en) | Encapsulation of high definition audio data over an input/output interconnect | |
WO2013042264A1 (en) | Video processing device and video processing method | |
US20120131245A1 (en) | Transfer of control bus signaling on packet-switched network | |
US8045667B2 (en) | Deserializer and data recovery method | |
US9386193B2 (en) | Signal transmitting device, signal transmitting/receiving device, and image display device | |
CN106918730A (en) | A kind of digital oscilloscope and its multi channel signals synchronous method | |
KR100690274B1 (en) | Cyclic redundancy check device and multi-channel communication system for multi-channel serial communication | |
JP2023547185A (en) | Serdes interface circuit | |
US9661192B2 (en) | Video signal transmission apparatus | |
US9069490B2 (en) | Source device, communication system, method of controlling source device, and method of controlling sink device | |
US20030112827A1 (en) | Method and apparatus for deskewing parallel serial data channels using asynchronous elastic buffers | |
US20110013691A1 (en) | Method and apparatus to generate differential skew effect on transition minimized differential signaling signals | |
US9355558B2 (en) | High bandwidth configurable serial link | |
US7752475B2 (en) | Late data launch for a double data rate elastic interface | |
US7526017B2 (en) | Transmitting device, receiving device, transmission system, and transmission method | |
US20100254270A1 (en) | Signal transmitting apparatus and signal transmitting method | |
US20090232266A1 (en) | Signal processing device | |
US20070140227A1 (en) | Receiver | |
US11714449B2 (en) | High-speed deserializer with programmable and timing robust data slip function |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBAL UNICHIP CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, SHIH-CHI;TSAI, MENG-CHIN;CHOU, TSUNG-PING;REEL/FRAME:025886/0295 Effective date: 20110216 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBAL UNICHIP CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBAL UNICHIP CORPORATION;REEL/FRAME:038555/0838 Effective date: 20160506 Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBAL UNICHIP CORPORATION;REEL/FRAME:038555/0838 Effective date: 20160506 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |