+

US8156376B2 - Method, device and system for storing data in cache in case of power failure - Google Patents

Method, device and system for storing data in cache in case of power failure Download PDF

Info

Publication number
US8156376B2
US8156376B2 US12/607,640 US60764009A US8156376B2 US 8156376 B2 US8156376 B2 US 8156376B2 US 60764009 A US60764009 A US 60764009A US 8156376 B2 US8156376 B2 US 8156376B2
Authority
US
United States
Prior art keywords
cache
address
data
logic device
auxiliary logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/607,640
Other versions
US20100121992A1 (en
Inventor
Liyao Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Symantec Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Symantec Technologies Co Ltd filed Critical Huawei Symantec Technologies Co Ltd
Assigned to CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD. reassignment CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, LIYAO
Publication of US20100121992A1 publication Critical patent/US20100121992A1/en
Application granted granted Critical
Publication of US8156376B2 publication Critical patent/US8156376B2/en
Assigned to HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) CO. LIMITED. reassignment HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) CO. LIMITED. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LIMITED
Assigned to HUAWEI TECHNOLOGIES CO., LTD. reassignment HUAWEI TECHNOLOGIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) CO., LIMITED.
Assigned to CHENGDU HUAWEI TECHNOLOGIES CO., LTD. reassignment CHENGDU HUAWEI TECHNOLOGIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUAWEI TECHNOLOGIES CO., LTD.
Assigned to HUAWEI TECHNOLOGIES CO., LTD. reassignment HUAWEI TECHNOLOGIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHENGDU HUAWEI TECHNOLOGIES CO., LTD.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2015—Redundant power supplies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1441—Resetting or repowering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area

Definitions

  • the present invention relates to the storage field, and in particular, to a method, device and system for storing data in a cache in case of power failure.
  • a storage system uses a cache to respond to a host request faster. After receiving a write request from a host, the storage system writes the host data into the cache and returns a response indicating completion of the host request. Then, the storage system may write the data in the cache into a magnetic disk at proper time.
  • the cache enables the storage system to respond to the host request faster, the data in the cache may be lost in case of power failure of the storage system.
  • the storage system with a cache supports data protection in case of power failure.
  • the cache upon power failure of the storage system, the cache is powered on by a spare battery, so that the cache is refreshed constantly, which ensures that the data in the cache is not lost. As shown in FIG. 1 , in case of power failure, the storage system cuts off all the services, and supplies power to the cache through the spare battery.
  • Embodiments of the present invention provide a method, device and system for storing data in a cache in case of power failure to back up and protect data in the cache in case of power failure of a storage device.
  • a method for storing data in a cache in an embodiment of the present invention includes: (1) receiving configuration information from a central processing unit (CPU) in case of power failure of a storage system; and (2) establishing a mapping relationship between an address of data in the cache and an address in a storage device; and (3) sending a signaling message that carries the mapping relationship to the cache, so that the cache migrates the stored data to the storage device according to the signaling message.
  • CPU central processing unit
  • An auxiliary logic device includes: (1) a receiving unit, adapted to receive configuration information from a CPU in case of power failure of a storage system; (2) a mapping unit, adapted to establish a mapping relationship between an address of data in a cache and an address in a storage device according to the configuration information received by the receiving unit; and (3) a transmitting unit, adapted to send a signaling message that carries the mapping relationship established by the mapping unit, so that the cache migrates the data to the storage device according to the signaling message.
  • a storage system provided in an embodiment of the present invention includes an auxiliary logic device, a CPU, a cache and a storage device, where: (1) the CPU is adapted to send configuration information to the auxiliary logic device; (2) the auxiliary logic device is adapted to: receive the configuration information from the CPU, and send a signaling message that carries a mapping relation between an address of data in the cache and an address in the storage device according to the configuration information; (3) the cache is adapted to: store data, receive the signaling message from the auxiliary logic device in case of power failure of the storage system, and migrate the data to the storage device according to the signaling message; and (4) the storage device is adapted to store the data migrated from the cache in case of power failure of the storage system.
  • a mapping relationship is established according to the configuration information, and the data in the cache is migrated to other storage devices.
  • the data in the cache is written to the storage device in backup mode, which protects the data in the cache and ensures that the data is not lost.
  • FIG. 1 is a schematic diagram illustrating the supply of power to a cache by a spare battery in the conventional art
  • FIG. 2 is a schematic diagram showing the flowchart of a method according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram showing the flowchart of a method according to another embodiment of the present invention.
  • FIG. 4 is a schematic diagram showing the flowchart of a method according to another embodiment of the present invention.
  • FIG. 5 a schematic diagram showing the structure of a storage system according to an embodiment of the present invention.
  • FIG. 6 a schematic diagram showing the structure of an auxiliary logic device according to an embodiment of the present invention.
  • FIG. 7 a schematic diagram showing the structure of an auxiliary logic device according to another embodiment of the present invention.
  • a method for storing data in the cache in case of power failure includes the following steps:
  • Configuration information is received from the CPU in case of power failure of the storage system.
  • a mapping relationship is established between the address of data in the cache and the address in the storage device according to the preceding configuration information.
  • a signaling message that carries the preceding mapping relationship is sent to the cache, so that the cache migrates the data to the storage device according to the signaling message.
  • the data in the cache is migrated to other storage devices for the backup purpose according to the mapping relationship based on the configuration information.
  • the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost in case of power failure of the storage system.
  • the data in the cache is written to the storage device in the backup mode through an auxiliary logic device in case of power failure of the storage system.
  • the storage system can still store data in case of power failure, and thus may be called a non-failing device hereinafter.
  • the auxiliary logic device may be a direct memory access (DMA) controller (generally integrated into a bridge chip) or application specific integrated circuit (ASIC) system logic.
  • DMA direct memory access
  • ASIC application specific integrated circuit
  • a method for storing data in the cache in case of power failure includes the following steps:
  • the spare battery supplies power to the cache and the non-failing device.
  • the spare battery supplies power to the auxiliary logic device according to the presetting.
  • the auxiliary logic device can be configured (for example, DMA loading and address mapping) only when other peripherals work normally at the same time.
  • the CPU sends configuration information to the auxiliary logic device to perform related configurations of the auxiliary logic device.
  • the CPU sends configuration information to the auxiliary logic device by using the power stored in the capacitor or supplied by the spare battery, where the configuration information includes the source address and destination address of data transmission, size of the data to be transmitted, and data transmission direction. Then, the CPU is powered off, and does not participate in the subsequent data storage.
  • auxiliary logic device establishes a mapping relationship between the address of data in the cache and the address in the non-failing device according to the configuration information in s 303 .
  • the auxiliary logic device sends a signaling message that carries the mapping relationship to the cache, notifying the cache of migrating the data.
  • the cache receives the signaling message that carries the mapping relationship, and migrates the data to the non-failing device.
  • the data is migrated from all cache blocks to the non-failing device.
  • the cache that requires data backup may be divided into several blocks for backup.
  • the auxiliary logic device may be an independent device or be integrated into other devices, for example, North Bridge or South Bridge.
  • the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information.
  • the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost.
  • auxiliary logic device is a DMA controller integrated into a bridge chip.
  • a method for storing data in the cache in case of power failure in an embodiment of the present invention includes the following steps:
  • the CPU configures the DMA controller.
  • the CPU configures the auxiliary logic device (that is, it configures the DMA controller) by using the power stored in the capacitor or supplied by the spare battery.
  • the configuration includes: configuration of the source address and destination address of data transmission, size of data to be transmitted, and data transmission direction.
  • the CPU sends a data transmission command to the DMA controller.
  • the spare battery supplies power to the DMA controller.
  • the CPU After configuring the DMA controller, the CPU is powered off and does not participate in the subsequent data storage.
  • the spare battery supplies power to the DMA controller, cache and non-failing device.
  • the DMA controller establishes a mapping between the address of data in the cache and the address of the non-failing device.
  • the process of establishing the mapping by the DMA controller according to the configuration command of the CPU in case of power failure of the system is as follows.
  • the DMA controller determines an address space according to the source address and destination address of the data transmission provided by the CPU, and creates a storage area in the non-failing device according to the size of the data that the CPU configures for the DMA controller, where the size of the storage area is equal to the size of transmitted data in the cache. Then, the address mapping is established.
  • the DMA controller sends a signaling message that carries the mapping relationship to the cache, notifying the cache to migrate the data.
  • the cache receives the signaling message that carries the mapping relationship, and migrates the data to the storage device.
  • the signaling message carries the mapping relationship and the size of the data that the cache is required to migrate.
  • the cache migrates the data to the non-failing device according to the mapping relationship.
  • the process of migrating the data from the cache to the non-failing device with the participation of the DMA controller is as follows.
  • the cache migrates the data to a storage area that the DMA controller creates in the storage device according to the signaling message sent by the DMA controller; the source or destination address register value increases by 1 during every data migration until the size of the address space is equal to the size of the transmitted data. Then, the data migration ends.
  • the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information.
  • the data in the cache is written to the storage device in backup mode, which protects the data in the cache and ensures that the data is not lost.
  • a storage system provided in an embodiment of the present invention includes an auxiliary logic device 51 , a CPU 52 , a cache 53 and a storage device 54 .
  • the auxiliary logic device 51 is adapted to: receive configuration information from the CPU 52 , and send a signaling message that carries the mapping relationship between the address of data in the cache 53 and the address in the storage device to the cache 53 according to the configuration information, so that the cache 53 migrates the data to the storage device 54 .
  • the auxiliary logic device 51 may be a DMA controller or ASIC system logic, which may be an independent device or be integrated into other devices.
  • the auxiliary logic device 51 Upon the power failure of the storage system, the auxiliary logic device 51 receives configuration information from the CPU 52 , where the configuration information includes the source address and destination address of the data migration and size of data to be migrated.
  • the auxiliary logic device 51 determines that the cache 53 is used as the address space for the source address and the destination address in the storage device 54 , creates a storage area whose size is equal to the size of the data to be migrated in the cache 53 in the storage device 54 , establishes a mapping between the source address and destination address of the data transmission, and sends a signaling message to the cache 53 to notify the cache 53 of migrating the data.
  • the CPU 52 is adapted to send configuration information to the auxiliary logic device 51 to configure the auxiliary logic device 51 .
  • the CPU 52 configures the auxiliary logic device 51 in case of power failure of the storage system. Upon completion of the configuration, the CPU 52 is powered off and does not participate in the subsequent data migration, which reduces the power consumption.
  • the cache 53 is adapted to: store data, receive a signaling message from the auxiliary logic device 51 in case of power failure of the storage system, and migrate the data to the storage device 54 .
  • the cache 53 receives a signaling message from the auxiliary logic device 51 , and migrates the data to the storage area that the auxiliary logic device 51 creates in the storage device 54 ; the source or destination address register value increases by 1 during every migration until the size of the address space is equal to the size of data to be transmitted. Then the migration ends.
  • the storage device 54 is adapted to store the data migrated from the cache 53 in case of power failure of the storage system.
  • the storage device 54 can store the data even in case of power failure.
  • the system further includes a spare battery 55 , which is adapted to supply power to one or multiple of the auxiliary logic device 51 , CPU 52 , cache 53 and storage device 54 in case of power failure of the storage system.
  • the spare battery 55 may be integrated into the storage system or independent of the storage system.
  • the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information.
  • the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost.
  • An auxiliary logic device provided in this embodiment of the present invention may be a DMA controller or ASIC system logic, which may be an independent device or be integrated into other devices.
  • the auxiliary logic device receives configuration information from the CPU, establishes a mapping relationship between the address of data in the cache and the address in the storage device, sends a signaling message to the cache, and notifies the cache of migrating the data.
  • the auxiliary logic device includes a receiving unit 61 , a mapping unit 62 , and a transmitting unit 63 .
  • the receiving unit 61 is adapted to receive configuration information from the CPU in case of power failure of the storage system.
  • the configuration information includes the source address and destination address of data transmission, size of data to be transmitted, and data transmission direction.
  • the mapping unit 62 is adapted to establish a mapping relationship between the address of data in the cache and the address in the storage device according to the configuration information received by the receiving unit 61 .
  • the mapping unit 62 determines the source address and destination address of data in the configuration information, creates an address space whose size is equal to the size of transmitted data in the storage device, and establishes a mapping relationship between the address of data in the cache and address in the storage device.
  • the transmitting unit 63 is adapted to send a signaling message that carries the mapping relationship established by the mapping unit 62 to the cache, so that the cache migrates the data to the storage device according to the signaling message.
  • the transmitting unit 63 sends a signaling message to the cache to notify the cache of migrating the data, where the signaling message includes the size of data migrated by the cache and mapping relationship required for the data migration, so that the cache migrates the data to the storage device.
  • the mapping unit 62 provided in another embodiment of the present invention includes: (1) an determining subunit 621 , adapted to determine the source address and destination address of data transmission according to the configuration information received by the receiving unit 61 ; and (2) an establishing subunit 622 , adapted to establish a mapping relationship between the address in the cache and the address in the storage device according to the determination result of the determining subunit 621 .
  • the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information.
  • the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost.
  • the CPU does not participate in the process of migrating data from the cache to the storage device in case of power failure. Furthermore, during the backup process, the power of the entire device is reduced effectively.
  • embodiments of the present invention may be implemented by hardware or by software in combination with a necessary hardware platform.
  • the technical solution of the present invention may be made into software.
  • the software may be stored in a non-volatile storage medium (for example, a CD-ROM, a USB disk, and a mobile hard disk), and include several instructions that instruct a computer device (such as a personal computer, a server, or a network device) to perform the methods provided in each embodiment of the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

A method, device and system for storing data in a cache in case of power failure are disclosed. The method includes: in case of power failure of a storage system, receiving configuration information from a central processing unit (CPU); establishing a mapping relationship between an address of data in the cache and an address in a storage device according to the configuration information; sending a signaling message that carries the mapping relationship to the cache, so that the cache migrates the data to the storage device according to the signaling message.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority to Chinese Patent Application No. 200810172111.5, filed Nov. 10, 2008 and to International Patent Application No. PCT/CN2009/073081, filed Aug. 4, 2009, both of which are hereby incorporated by reference in their entireties.
FIELD OF THE INVENTION
The present invention relates to the storage field, and in particular, to a method, device and system for storing data in a cache in case of power failure.
BACKGROUND OF THE INVENTION
A storage system uses a cache to respond to a host request faster. After receiving a write request from a host, the storage system writes the host data into the cache and returns a response indicating completion of the host request. Then, the storage system may write the data in the cache into a magnetic disk at proper time. Although the cache enables the storage system to respond to the host request faster, the data in the cache may be lost in case of power failure of the storage system. Thus, the storage system with a cache supports data protection in case of power failure. In the conventional art, upon power failure of the storage system, the cache is powered on by a spare battery, so that the cache is refreshed constantly, which ensures that the data in the cache is not lost. As shown in FIG. 1, in case of power failure, the storage system cuts off all the services, and supplies power to the cache through the spare battery.
During the implementation of the invention, the inventor finds that the conventional art has at least the following weaknesses:
In case of long-term power failure, the cache in the storage system cannot be refreshed continuously due to the limited battery capacity, thus losing the data in the cache.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide a method, device and system for storing data in a cache in case of power failure to back up and protect data in the cache in case of power failure of a storage device.
A method for storing data in a cache in an embodiment of the present invention includes: (1) receiving configuration information from a central processing unit (CPU) in case of power failure of a storage system; and (2) establishing a mapping relationship between an address of data in the cache and an address in a storage device; and (3) sending a signaling message that carries the mapping relationship to the cache, so that the cache migrates the stored data to the storage device according to the signaling message.
An auxiliary logic device provided in an embodiment of the present invention includes: (1) a receiving unit, adapted to receive configuration information from a CPU in case of power failure of a storage system; (2) a mapping unit, adapted to establish a mapping relationship between an address of data in a cache and an address in a storage device according to the configuration information received by the receiving unit; and (3) a transmitting unit, adapted to send a signaling message that carries the mapping relationship established by the mapping unit, so that the cache migrates the data to the storage device according to the signaling message.
A storage system provided in an embodiment of the present invention includes an auxiliary logic device, a CPU, a cache and a storage device, where: (1) the CPU is adapted to send configuration information to the auxiliary logic device; (2) the auxiliary logic device is adapted to: receive the configuration information from the CPU, and send a signaling message that carries a mapping relation between an address of data in the cache and an address in the storage device according to the configuration information; (3) the cache is adapted to: store data, receive the signaling message from the auxiliary logic device in case of power failure of the storage system, and migrate the data to the storage device according to the signaling message; and (4) the storage device is adapted to store the data migrated from the cache in case of power failure of the storage system.
Compared with the conventional art, embodiments of the present invention have the following merits:
In embodiments of the present invention, in case of power failure of the storage system, a mapping relationship is established according to the configuration information, and the data in the cache is migrated to other storage devices. Thus, the data in the cache is written to the storage device in backup mode, which protects the data in the cache and ensures that the data is not lost.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram illustrating the supply of power to a cache by a spare battery in the conventional art;
FIG. 2 is a schematic diagram showing the flowchart of a method according to an embodiment of the present invention;
FIG. 3 is a schematic diagram showing the flowchart of a method according to another embodiment of the present invention;
FIG. 4 is a schematic diagram showing the flowchart of a method according to another embodiment of the present invention;
FIG. 5 a schematic diagram showing the structure of a storage system according to an embodiment of the present invention;
FIG. 6 a schematic diagram showing the structure of an auxiliary logic device according to an embodiment of the present invention; and
FIG. 7 a schematic diagram showing the structure of an auxiliary logic device according to another embodiment of the present invention.
 DETAILED DESCRIPTION OF THE EMBODIMENTS
The technical solution of the present invention is hereinafter described in detail with reference to the accompanying drawings. It is evident that the embodiments are exemplary only and the present invention is not limited to such embodiments. Other embodiments that those skilled in the art derive from the embodiments of the present invention also fall in the scope of protection of the present invention.
As shown in FIG. 2, a method for storing data in the cache in case of power failure according to an embodiment of the present invention includes the following steps:
s201: Configuration information is received from the CPU in case of power failure of the storage system.
s202: A mapping relationship is established between the address of data in the cache and the address in the storage device according to the preceding configuration information.
s203: A signaling message that carries the preceding mapping relationship is sent to the cache, so that the cache migrates the data to the storage device according to the signaling message.
According to the method provided in this embodiment, in case of power failure of the storage system, the data in the cache is migrated to other storage devices for the backup purpose according to the mapping relationship based on the configuration information. Thus, the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost in case of power failure of the storage system.
According to a method provided in another embodiment, the data in the cache is written to the storage device in the backup mode through an auxiliary logic device in case of power failure of the storage system. The storage system can still store data in case of power failure, and thus may be called a non-failing device hereinafter. The auxiliary logic device may be a direct memory access (DMA) controller (generally integrated into a bridge chip) or application specific integrated circuit (ASIC) system logic.
As shown in FIG. 3, a method for storing data in the cache in case of power failure according to an embodiment of the present invention includes the following steps:
s301: In case of power failure of the storage system, the spare battery supplies power to the cache and the non-failing device.
s302: The spare battery supplies power to the auxiliary logic device according to the presetting.
The auxiliary logic device can be configured (for example, DMA loading and address mapping) only when other peripherals work normally at the same time.
s303: In case of power failure of the storage system, the CPU sends configuration information to the auxiliary logic device to perform related configurations of the auxiliary logic device.
Within a short period of time upon the power failure of the system or before the spare battery supplies power to the system, the CPU sends configuration information to the auxiliary logic device by using the power stored in the capacitor or supplied by the spare battery, where the configuration information includes the source address and destination address of data transmission, size of the data to be transmitted, and data transmission direction. Then, the CPU is powered off, and does not participate in the subsequent data storage.
s304: The auxiliary logic device establishes a mapping relationship between the address of data in the cache and the address in the non-failing device according to the configuration information in s303.
s305: The auxiliary logic device sends a signaling message that carries the mapping relationship to the cache, notifying the cache of migrating the data.
s306: The cache receives the signaling message that carries the mapping relationship, and migrates the data to the non-failing device.
In this process, the data is migrated from all cache blocks to the non-failing device. The cache that requires data backup may be divided into several blocks for backup.
In the method provided in this embodiment, the auxiliary logic device may be an independent device or be integrated into other devices, for example, North Bridge or South Bridge.
According to the method provided in this embodiment, in case of power failure of the storage system, the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information. Thus, the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost.
The following describes an embodiment of the present invention with reference to a specific scenario, in which the auxiliary logic device is a DMA controller integrated into a bridge chip.
As shown in FIG. 4, a method for storing data in the cache in case of power failure in an embodiment of the present invention includes the following steps:
s401: In case of power failure of the storage system, the CPU configures the DMA controller.
Within a short period of time upon the power failure of the system or before the spare battery supplies power to the system, the CPU configures the auxiliary logic device (that is, it configures the DMA controller) by using the power stored in the capacitor or supplied by the spare battery. The configuration includes: configuration of the source address and destination address of data transmission, size of data to be transmitted, and data transmission direction. In addition, the CPU sends a data transmission command to the DMA controller.
s402: The spare battery supplies power to the DMA controller.
After configuring the DMA controller, the CPU is powered off and does not participate in the subsequent data storage. The spare battery supplies power to the DMA controller, cache and non-failing device.
s403: The DMA controller establishes a mapping between the address of data in the cache and the address of the non-failing device.
The process of establishing the mapping by the DMA controller according to the configuration command of the CPU in case of power failure of the system is as follows. The DMA controller determines an address space according to the source address and destination address of the data transmission provided by the CPU, and creates a storage area in the non-failing device according to the size of the data that the CPU configures for the DMA controller, where the size of the storage area is equal to the size of transmitted data in the cache. Then, the address mapping is established.
s404: The DMA controller sends a signaling message that carries the mapping relationship to the cache, notifying the cache to migrate the data.
s405: The cache receives the signaling message that carries the mapping relationship, and migrates the data to the storage device.
The signaling message carries the mapping relationship and the size of the data that the cache is required to migrate. The cache migrates the data to the non-failing device according to the mapping relationship. The process of migrating the data from the cache to the non-failing device with the participation of the DMA controller is as follows. The cache migrates the data to a storage area that the DMA controller creates in the storage device according to the signaling message sent by the DMA controller; the source or destination address register value increases by 1 during every data migration until the size of the address space is equal to the size of the transmitted data. Then, the data migration ends.
According to the method provided in this embodiment, in case of power failure of the storage system, the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information. Thus, the data in the cache is written to the storage device in backup mode, which protects the data in the cache and ensures that the data is not lost.
As shown in FIG. 5, a storage system provided in an embodiment of the present invention includes an auxiliary logic device 51, a CPU 52, a cache 53 and a storage device 54.
The auxiliary logic device 51 is adapted to: receive configuration information from the CPU 52, and send a signaling message that carries the mapping relationship between the address of data in the cache 53 and the address in the storage device to the cache 53 according to the configuration information, so that the cache 53 migrates the data to the storage device 54. The auxiliary logic device 51 may be a DMA controller or ASIC system logic, which may be an independent device or be integrated into other devices. Upon the power failure of the storage system, the auxiliary logic device 51 receives configuration information from the CPU 52, where the configuration information includes the source address and destination address of the data migration and size of data to be migrated. The auxiliary logic device 51 determines that the cache 53 is used as the address space for the source address and the destination address in the storage device 54, creates a storage area whose size is equal to the size of the data to be migrated in the cache 53 in the storage device 54, establishes a mapping between the source address and destination address of the data transmission, and sends a signaling message to the cache 53 to notify the cache 53 of migrating the data.
The CPU 52 is adapted to send configuration information to the auxiliary logic device 51 to configure the auxiliary logic device 51. The CPU 52 configures the auxiliary logic device 51 in case of power failure of the storage system. Upon completion of the configuration, the CPU 52 is powered off and does not participate in the subsequent data migration, which reduces the power consumption.
The cache 53 is adapted to: store data, receive a signaling message from the auxiliary logic device 51 in case of power failure of the storage system, and migrate the data to the storage device 54. In specific implementation, the cache 53 receives a signaling message from the auxiliary logic device 51, and migrates the data to the storage area that the auxiliary logic device 51 creates in the storage device 54; the source or destination address register value increases by 1 during every migration until the size of the address space is equal to the size of data to be transmitted. Then the migration ends.
The storage device 54 is adapted to store the data migrated from the cache 53 in case of power failure of the storage system. The storage device 54 can store the data even in case of power failure.
In another embodiment of the present invention, the system further includes a spare battery 55, which is adapted to supply power to one or multiple of the auxiliary logic device 51, CPU 52, cache 53 and storage device 54 in case of power failure of the storage system. The spare battery 55 may be integrated into the storage system or independent of the storage system.
According to the system provided in this embodiment, in case of power failure of the storage system, the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information. Thus, the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost.
An auxiliary logic device provided in this embodiment of the present invention may be a DMA controller or ASIC system logic, which may be an independent device or be integrated into other devices. In case of power failure of the storage system, the auxiliary logic device receives configuration information from the CPU, establishes a mapping relationship between the address of data in the cache and the address in the storage device, sends a signaling message to the cache, and notifies the cache of migrating the data. As shown in FIG. 6, the auxiliary logic device includes a receiving unit 61, a mapping unit 62, and a transmitting unit 63.
The receiving unit 61 is adapted to receive configuration information from the CPU in case of power failure of the storage system.
In specific implementation, the configuration information includes the source address and destination address of data transmission, size of data to be transmitted, and data transmission direction.
The mapping unit 62 is adapted to establish a mapping relationship between the address of data in the cache and the address in the storage device according to the configuration information received by the receiving unit 61.
In specific implementation, the mapping unit 62 determines the source address and destination address of data in the configuration information, creates an address space whose size is equal to the size of transmitted data in the storage device, and establishes a mapping relationship between the address of data in the cache and address in the storage device.
The transmitting unit 63 is adapted to send a signaling message that carries the mapping relationship established by the mapping unit 62 to the cache, so that the cache migrates the data to the storage device according to the signaling message.
In specific implementation, the transmitting unit 63 sends a signaling message to the cache to notify the cache of migrating the data, where the signaling message includes the size of data migrated by the cache and mapping relationship required for the data migration, so that the cache migrates the data to the storage device.
As shown in FIG. 7, the mapping unit 62 provided in another embodiment of the present invention includes: (1) an determining subunit 621, adapted to determine the source address and destination address of data transmission according to the configuration information received by the receiving unit 61; and (2) an establishing subunit 622, adapted to establish a mapping relationship between the address in the cache and the address in the storage device according to the determination result of the determining subunit 621.
According to the device provided in this embodiment, in case of power failure of the storage system, the data in the cache is migrated to other storage devices according to the mapping relationship based on the configuration information. Thus, the data in the cache is written to the storage device in the backup mode, which protects the data in the cache and ensures that the data is not lost.
In addition, the CPU does not participate in the process of migrating data from the cache to the storage device in case of power failure. Furthermore, during the backup process, the power of the entire device is reduced effectively.
Through the preceding description of embodiments of the present invention, it is understandable to those skilled in the art that embodiments of the present invention may be implemented by hardware or by software in combination with a necessary hardware platform. Thus, the technical solution of the present invention may be made into software. The software may be stored in a non-volatile storage medium (for example, a CD-ROM, a USB disk, and a mobile hard disk), and include several instructions that instruct a computer device (such as a personal computer, a server, or a network device) to perform the methods provided in each embodiment of the present invention.
Although the present invention has been described through several exemplary embodiments, the invention is not limited to such embodiments. It is apparent that those skilled in the art can make various modifications and variations to the invention without departing from the spirit and scope of the invention. The invention is intended to cover the modifications and variations provided that they fall in the scope of protection defined by the following claims or their equivalents.

Claims (13)

What is claimed is:
1. A method for storing data in a cache in case of power failure, comprising:
receiving configuration information from a central processing unit (CPU) when a power failure occurs in a storage system by an auxiliary logic device, wherein upon completion of the configuration, the CPU is powered off;
establishing a mapping relationship between an address of data in a cache and an address in a storage device by the auxiliary logic device; and
sending a signaling message carrying the mapping relationship to the cache by the auxiliary logic device, so that the cache migrates the stored data to the storage device according to the signaling message.
2. The method of claim 1, wherein the receiving configuration information from the CPU by the auxiliary logic device comprises: receiving at least one of the following from the CPU by the auxiliary logic device: a source address and destination address of a data transmission, a size of transmitted data, and a data transmission direction.
3. The method of claim 2, wherein the establishing the mapping relationship between the address of data in the cache and the address in the storage device by the auxiliary logic device comprises:
determining the source address and destination address of the data transmission according to the configuration information by the auxiliary logic device; and
establishing the mapping relationship between the address of data in the cache and the address in the storage device by the auxiliary logic device according to the determination result.
4. An auxiliary logic device, comprising:
a receiving unit, adapted to receive configuration information from a central processing unit (CPU) when a power failure occurs in a storage system;
a mapping unit, adapted to establish a mapping relationship between an address of data in a cache and an address in a storage device; and
a transmitting unit, adapted to send a signaling message carrying the mapping relationship established by the mapping unit, so that the cache migrates the data to the storage device according to the signaling message.
5. The auxiliary logic device of claim 4, wherein the mapping unit comprises:
a determining subunit, adapted to determine a source address and destination address of a data transmission according to the configuration information; and
an establishing subunit, adapted to establish the mapping relationship between the address of data in the cache and the address in the storage device according to the result of determining the source address and destination address of the data transmission.
6. A storage system, comprising an auxiliary logic device, a central processing unit (CPU), a cache and a storage device, wherein:
the CPU is adapted to send configuration information to the auxiliary logic device, wherein upon completion of the configuration, the CPU is powered off;
the auxiliary logic device is adapted to: receive the configuration information from the CPU, and send a signaling message carrying a mapping relationship between an address of data in the cache and an address in the storage device according to the configuration information;
the cache is adapted to: store data, receive the signaling message from the auxiliary logic device when a power failure occurs in the storage system, and migrate the data to the storage device according to the signaling message; and
the storage device is adapted to store the data migrated from the cache when the power failure occurs.
7. The storage system of claim 6, further comprising:
a spare battery, adapted to supply power to at least one of the auxiliary logic device, the CPU, the cache and the storage device when the power failure occurs.
8. The storage system of claim 6, wherein the auxiliary logic device comprises:
a receiving unit, adapted to receive the configuration information from the CPU in case of power failure of the storage system;
a mapping unit, adapted to establish the mapping relationship between the address of data in the cache and the address in the storage device; and
a transmitting unit, adapted to send a signaling message carrying the mapping relationship to the cache, so that the cache migrates the stored data to the storage device according to the signaling message.
9. Computer readable storage medium, comprising computer program codes when executed by a computer processor causing the compute processor to execute steps of:
receiving configuration information from a central processing unit (CPU) when a power failure occurs in a storage system by a auxiliary logic device, wherein upon completion of the configuration, the CPU is powered off;
establishing a mapping relationship between an address of data in a cache and an address in a storage device by the auxiliary logic device; and
sending a signaling message carrying the mapping relationship to the cache by the auxiliary logic device, to notify the cache to migrate the stored data to the storage device according to the signaling message.
10. The computer readable storage medium according to claim 9, wherein the step of receiving configuration information from the CPU by the auxiliary logic device comprises:
receiving at least one of the following from the CPU by the auxiliary logic device: a source address and destination address of a data transmission, a size of transmitted data, and a data transmission direction.
11. The computer readable storage medium according to claim 9, wherein the step of establishing the mapping relationship between the address of data in the cache and the address in the storage device by the auxiliary logic device comprises:
determining the source address and destination address of the data transmission according to the configuration information by the auxiliary logic device; and
establishing the mapping relationship between the address of data in the cache and the address in the storage device by the auxiliary logic device according to the result of determining the source address and destination address of the data transmission.
12. A direct memory access (DMA) controller comprising:
a receiving unit, adapted to receive configuration information from a central processing unit (CPU) when a power failure occurs in a storage system;
a mapping unit, adapted to establish a mapping relationship between an address of data in a cache and an address in a storage device; and
a transmitting unit, adapted to send a signaling message carrying the mapping relationship established by the mapping unit, so that the cache migrates the data to the storage device according to the signaling message.
13. The DMA controller of claim 12, wherein the mapping unit comprises:
a determining subunit, adapted to determine a source address and destination address of a data transmission according to the configuration information; and
an establishing subunit, adapted to establish the mapping relationship between the address of data in the cache and the address in the storage device according to the result of determining the source address and destination address of the data transmission.
US12/607,640 2008-11-10 2009-10-28 Method, device and system for storing data in cache in case of power failure Active 2030-01-19 US8156376B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN200810172111.5 2008-11-10
CN2008101721115A CN101446926B (en) 2008-11-10 2008-11-10 Method for storing power-fail data of cache memory, equipment and system thereof
CNPCT/CN2009/073081 2009-08-04
PCT/CN2009/073081 WO2010051705A1 (en) 2008-11-10 2009-08-04 Power-failure data storage method of cache,device and system

Publications (2)

Publication Number Publication Date
US20100121992A1 US20100121992A1 (en) 2010-05-13
US8156376B2 true US8156376B2 (en) 2012-04-10

Family

ID=40742612

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/607,640 Active 2030-01-19 US8156376B2 (en) 2008-11-10 2009-10-28 Method, device and system for storing data in cache in case of power failure

Country Status (8)

Country Link
US (1) US8156376B2 (en)
EP (1) EP2187308B1 (en)
JP (1) JP5048741B2 (en)
CN (1) CN101446926B (en)
AT (1) ATE496335T1 (en)
DE (1) DE602009000637D1 (en)
ES (1) ES2359488T3 (en)
WO (1) WO2010051705A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9753828B1 (en) * 2012-09-27 2017-09-05 EMC IP Holding Company LLC Adaptive failure survivability in a storage system utilizing save time and data transfer upon power loss

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101446926B (en) * 2008-11-10 2011-06-01 成都市华为赛门铁克科技有限公司 Method for storing power-fail data of cache memory, equipment and system thereof
US8799631B2 (en) * 2010-11-11 2014-08-05 Lsi Corporation Dynamically select operating system (OS) to boot based on hardware states
CN102033826B (en) * 2010-12-03 2012-05-30 创新科存储技术有限公司 Device and method for protecting power-down data of memory
US9128887B2 (en) * 2012-08-20 2015-09-08 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Using a buffer to replace failed memory cells in a memory component
US9465426B2 (en) 2013-09-18 2016-10-11 Huawei Technologies Co., Ltd. Method for backing up data in a case of power failure of storage system, and storage system controller
CN103500131B (en) * 2013-09-18 2015-09-09 华为技术有限公司 A kind of storage system power failure data backup method and controller system memory
CN103605620B (en) * 2013-11-28 2017-01-11 北京华胜天成科技股份有限公司 Cluster storage data protective method and device
CN104035893A (en) * 2014-06-30 2014-09-10 浪潮(北京)电子信息产业有限公司 Method for data storage during abnormal power down of computer
CN106557143B (en) 2015-09-28 2020-02-28 伊姆西Ip控股有限责任公司 Apparatus and method for data storage device
JP6406219B2 (en) * 2015-11-12 2018-10-17 京セラドキュメントソリューションズ株式会社 Communication apparatus and image forming apparatus
CN107229413B (en) * 2016-03-23 2020-05-12 群联电子股份有限公司 Memory management method, memory control circuit unit, and memory storage device
CN105843711A (en) * 2016-06-21 2016-08-10 北京飞杰信息技术有限公司 Data powder-failure protection method and system
CN107797642B (en) * 2016-09-07 2019-12-06 华为技术有限公司 power backup method and device
CN108446009A (en) * 2018-03-10 2018-08-24 北京联想核芯科技有限公司 Power down control method, device, equipment and medium
US11620233B1 (en) * 2019-09-30 2023-04-04 Amazon Technologies, Inc. Memory data migration hardware
CN112801856B (en) * 2021-02-04 2024-06-21 西安万像电子科技有限公司 Data processing method and device
US12192351B2 (en) * 2021-11-27 2025-01-07 Oracle International Corporation Methods, systems, and computer readable media for sharing key identification and public certificate data for access token verification

Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06243041A (en) 1993-02-17 1994-09-02 Hitachi Ltd Write control device for storage device
JPH06309234A (en) 1993-02-15 1994-11-04 Toshiba Corp Disk controller
JPH07248973A (en) 1994-03-11 1995-09-26 Pfu Ltd Backup processing method
US5519831A (en) 1991-06-12 1996-05-21 Intel Corporation Non-volatile disk cache
US5603038A (en) 1994-09-07 1997-02-11 International Business Machines Corporation Automatic restoration of user options after power loss
WO1997033229A1 (en) 1996-03-08 1997-09-12 Mylex Corporation A modular mirrored cache memory battery backup system
US5724542A (en) 1993-11-16 1998-03-03 Fujitsu Limited Method of controlling disk control unit
US5828823A (en) 1995-03-01 1998-10-27 Unisys Corporation Method and apparatus for storing computer data after a power failure
JPH11306674A (en) 1998-04-20 1999-11-05 Toshiba Corp Disk storage device and disk write control method applied to the device
JP2000357059A (en) 1999-06-14 2000-12-26 Toshiba Corp Disk array device
CN1302017A (en) 1999-12-24 2001-07-04 仁宝电脑工业股份有限公司 Cache memory system with double cache mapped memory
US20020004890A1 (en) 1995-09-01 2002-01-10 Yuval Ofek System and method for on-line, real time, data migration
US6502205B1 (en) * 1993-04-23 2002-12-31 Emc Corporation Asynchronous remote data mirroring system
US6725397B1 (en) * 2000-11-14 2004-04-20 International Business Machines Corporation Method and system for preserving data resident in volatile cache memory in the event of a power loss
CN1525310A (en) 2003-02-25 2004-09-01 华为技术有限公司 Centralized loading method of field programmable gate array
US20040190210A1 (en) 2003-03-26 2004-09-30 Leete Brian A. Memory back up and content preservation
JP2006031630A (en) 2004-07-21 2006-02-02 Hitachi Ltd Storage device and power consumption control method for storage device
US20060242458A1 (en) * 2005-03-31 2006-10-26 Daniel Feldman Computer volatile memory power backup system
US20070260922A1 (en) * 2006-04-20 2007-11-08 Inventec Corporation Method of protecting data in cache memory of storage system
US20080016274A1 (en) 2006-07-13 2008-01-17 Xing-Jia Wang Method of protecting cache memory data in storage system
JP2008108026A (en) 2006-10-25 2008-05-08 Hitachi Ltd Storage system having volatile cache memory and nonvolatile memory
CN101183801A (en) 2007-12-07 2008-05-21 杭州华三通信技术有限公司 A power failure protection method, system and device
JP2008192028A (en) 2007-02-07 2008-08-21 Hitachi Ltd Storage control device and data management method
CN101446926A (en) 2008-11-10 2009-06-03 成都市华为赛门铁克科技有限公司 Method for storing power-fail data of cache memory, equipment and system thereof
US7634688B2 (en) * 2004-10-04 2009-12-15 Research In Motion Limited System and method for automatically saving memory contents of a data processing device on power failure
US7685466B2 (en) * 2003-08-19 2010-03-23 Intel Corporation BIOS for saving and restoring operational state in the absence of AC power
US7800856B1 (en) * 2009-03-24 2010-09-21 Western Digital Technologies, Inc. Disk drive flushing write cache to a nearest set of reserved tracks during a power failure

Patent Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519831A (en) 1991-06-12 1996-05-21 Intel Corporation Non-volatile disk cache
JPH06309234A (en) 1993-02-15 1994-11-04 Toshiba Corp Disk controller
JPH06243041A (en) 1993-02-17 1994-09-02 Hitachi Ltd Write control device for storage device
US6502205B1 (en) * 1993-04-23 2002-12-31 Emc Corporation Asynchronous remote data mirroring system
US5724542A (en) 1993-11-16 1998-03-03 Fujitsu Limited Method of controlling disk control unit
JPH07248973A (en) 1994-03-11 1995-09-26 Pfu Ltd Backup processing method
US5603038A (en) 1994-09-07 1997-02-11 International Business Machines Corporation Automatic restoration of user options after power loss
US5828823A (en) 1995-03-01 1998-10-27 Unisys Corporation Method and apparatus for storing computer data after a power failure
US20020004890A1 (en) 1995-09-01 2002-01-10 Yuval Ofek System and method for on-line, real time, data migration
WO1997033229A1 (en) 1996-03-08 1997-09-12 Mylex Corporation A modular mirrored cache memory battery backup system
JPH11306674A (en) 1998-04-20 1999-11-05 Toshiba Corp Disk storage device and disk write control method applied to the device
JP2000357059A (en) 1999-06-14 2000-12-26 Toshiba Corp Disk array device
CN1302017A (en) 1999-12-24 2001-07-04 仁宝电脑工业股份有限公司 Cache memory system with double cache mapped memory
US6725397B1 (en) * 2000-11-14 2004-04-20 International Business Machines Corporation Method and system for preserving data resident in volatile cache memory in the event of a power loss
CN1525310A (en) 2003-02-25 2004-09-01 华为技术有限公司 Centralized loading method of field programmable gate array
US20040190210A1 (en) 2003-03-26 2004-09-30 Leete Brian A. Memory back up and content preservation
US7685466B2 (en) * 2003-08-19 2010-03-23 Intel Corporation BIOS for saving and restoring operational state in the absence of AC power
JP2006031630A (en) 2004-07-21 2006-02-02 Hitachi Ltd Storage device and power consumption control method for storage device
US7634688B2 (en) * 2004-10-04 2009-12-15 Research In Motion Limited System and method for automatically saving memory contents of a data processing device on power failure
US20060242458A1 (en) * 2005-03-31 2006-10-26 Daniel Feldman Computer volatile memory power backup system
US20070260922A1 (en) * 2006-04-20 2007-11-08 Inventec Corporation Method of protecting data in cache memory of storage system
US20080016274A1 (en) 2006-07-13 2008-01-17 Xing-Jia Wang Method of protecting cache memory data in storage system
JP2008108026A (en) 2006-10-25 2008-05-08 Hitachi Ltd Storage system having volatile cache memory and nonvolatile memory
JP2008192028A (en) 2007-02-07 2008-08-21 Hitachi Ltd Storage control device and data management method
US7870338B2 (en) * 2007-02-07 2011-01-11 Hitachi, Ltd. Flushing cached data upon power interruption
CN101183801A (en) 2007-12-07 2008-05-21 杭州华三通信技术有限公司 A power failure protection method, system and device
CN101446926A (en) 2008-11-10 2009-06-03 成都市华为赛门铁克科技有限公司 Method for storing power-fail data of cache memory, equipment and system thereof
US7800856B1 (en) * 2009-03-24 2010-09-21 Western Digital Technologies, Inc. Disk drive flushing write cache to a nearest set of reserved tracks during a power failure

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
European Patent Office, Examination Report in European Patent Application No. 09175388.9 (Jun. 15, 2010).
European Patent Office, Extended European Search Report in European Patent Application No. 09175388.9 (Mar. 2, 2010).
Rejection Decision in corresponding Japanese Application No. 2009-241390 (Sep. 30, 2011).
State Intellectual Property Office of the People's Republic of China, Examination Report in Chinese Patent Application No. 200810172111.5 (Jan. 22, 2010).
State Intellectual Property Office of the People's Republic of China, International Search Report of the International Searching Authority in International Patent Application No. PCT/CN2009/073081 (Nov. 12, 2009).
Written Opinion of the International Searching Authority in corresponding PCT Application No. PCT/CN2009/073081 (Nov. 12, 2009).

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9753828B1 (en) * 2012-09-27 2017-09-05 EMC IP Holding Company LLC Adaptive failure survivability in a storage system utilizing save time and data transfer upon power loss

Also Published As

Publication number Publication date
CN101446926A (en) 2009-06-03
ES2359488T3 (en) 2011-05-24
ATE496335T1 (en) 2011-02-15
EP2187308A1 (en) 2010-05-19
JP5048741B2 (en) 2012-10-17
JP2010113712A (en) 2010-05-20
EP2187308B1 (en) 2011-01-19
WO2010051705A1 (en) 2010-05-14
US20100121992A1 (en) 2010-05-13
CN101446926B (en) 2011-06-01
DE602009000637D1 (en) 2011-03-03

Similar Documents

Publication Publication Date Title
US8156376B2 (en) Method, device and system for storing data in cache in case of power failure
ES2687609T3 (en) Computer system, method to access an interconnection terminal of express peripheral components and equipment
KR101821515B1 (en) Method, apparatus and system for handling data error events with memory controller
US20210182052A1 (en) Method, device, and apparatus for updating application program, and storage medium
US20120179860A1 (en) Suspension of memory operations for reduced read latency in memory arrays
US9952785B2 (en) Enabling non-volatile random access to data
CN113760185B (en) Memory block recycling method and device
WO2019047579A1 (en) Data access method and apparatus
WO2013154541A1 (en) Remote direct memory access with reduced latency
EP3360044B1 (en) System and method for providing operating system independent error control in a computing device
CN116302625A (en) Fault reporting method, device and storage medium
JP2009187314A (en) Redundant controller system, CPU module and program
WO2013154540A1 (en) Continuous information transfer with reduced latency
US20230325262A1 (en) Message notification method and apparatus
CN102508738B (en) A backup method, kernel and backup kernel of multi-core processor business information
CN113031863B (en) SSD command correlation management method, SSD command correlation management device, computer equipment and storage medium
JP6632416B2 (en) Shared memory control circuit and shared memory control method
US20030200401A1 (en) Microcomputer system automatically backing-up data written in storage medium in transceiver, and transceiver connected thereto
US10127107B2 (en) Method for performing data transaction that selectively enables memory bank cuts and memory device therefor
JP2016026345A (en) Temporary stop of memory operation for shortening reading standby time in memory array
US12026109B2 (en) Operating method of transaction accelerator, operating method of computing device including transaction accelerator, and computing device including transaction accelerator
JP6385322B2 (en) Information processing device
CN110489359B (en) Data transmission control method and system
JP2014059661A (en) Information processing device, method of controlling the same, and program
KR20120054674A (en) Structure of hybridmemory supporting high-speed dram interface and data storing and restoring method

Legal Events

Date Code Title Description
AS Assignment

Owner name: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD.,CHI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, LIYAO;REEL/FRAME:023437/0595

Effective date: 20091026

Owner name: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD., CH

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, LIYAO;REEL/FRAME:023437/0595

Effective date: 20091026

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
AS Assignment

Owner name: HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) CO. LIMITED

Free format text: CHANGE OF NAME;ASSIGNOR:CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LIMITED;REEL/FRAME:034537/0210

Effective date: 20120926

AS Assignment

Owner name: HUAWEI TECHNOLOGIES CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) CO., LIMITED.;REEL/FRAME:035851/0742

Effective date: 20150522

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: CHENGDU HUAWEI TECHNOLOGIES CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUAWEI TECHNOLOGIES CO., LTD.;REEL/FRAME:060917/0931

Effective date: 20220824

AS Assignment

Owner name: HUAWEI TECHNOLOGIES CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHENGDU HUAWEI TECHNOLOGIES CO., LTD.;REEL/FRAME:061142/0928

Effective date: 20220919

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载