US6632575B1 - Precision fiducial - Google Patents
Precision fiducial Download PDFInfo
- Publication number
- US6632575B1 US6632575B1 US09/654,107 US65410700A US6632575B1 US 6632575 B1 US6632575 B1 US 6632575B1 US 65410700 A US65410700 A US 65410700A US 6632575 B1 US6632575 B1 US 6632575B1
- Authority
- US
- United States
- Prior art keywords
- fiducial
- pattern
- substrate
- axis
- etch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 238000000034 method Methods 0.000 claims abstract description 44
- 230000000295 complement effect Effects 0.000 claims abstract description 42
- 239000000758 substrate Substances 0.000 claims description 68
- 238000004519 manufacturing process Methods 0.000 description 13
- 238000000576 coating method Methods 0.000 description 12
- 230000000712 assembly Effects 0.000 description 11
- 238000000429 assembly Methods 0.000 description 11
- 239000011248 coating agent Substances 0.000 description 11
- 238000012546 transfer Methods 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 238000002508 contact lithography Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 235000012431 wafers Nutrition 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000001154 acute effect Effects 0.000 description 2
- 238000011960 computer-aided design Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000011112 process operation Methods 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- WSMQKESQZFQMFW-UHFFFAOYSA-N 5-methyl-pyrazole-3-carboxylic acid Chemical compound CC1=CC(C(O)=O)=NN1 WSMQKESQZFQMFW-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000005350 fused silica glass Substances 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- GQYHUHYESMUTHG-UHFFFAOYSA-N lithium niobate Chemical compound [Li+].[O-][Nb](=O)=O GQYHUHYESMUTHG-UHFFFAOYSA-N 0.000 description 1
- 239000000382 optic material Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000011253 protective coating Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000010897 surface acoustic wave method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
- H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09918—Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0002—Apparatus or processes for manufacturing printed circuits for manufacturing artworks for printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T83/00—Cutting
- Y10T83/04—Processes
Definitions
- the invention pertains to alignment methods and alignment fiducials for the manufacture of circuits, integrated circuits, and circuit assemblies.
- miniaturization of electronic circuits and circuit assemblies has increased the performance of electronic systems while reducing both system costs and system size.
- Miniaturization has been enabled by the development of fabrication methods for small circuit features as well as circuit assembly methods that permit close component placement.
- multilayer substrates have been developed that permit more compact interconnection of circuit components.
- One problem that successful fabrication methods must solve is that of carrying out a sequence of independent operations on a circuit or a substrate in such a way that these independent operations are properly aligned with the circuit or circuit substrate, and are aligned with each other. For example, circuit elements mounted to a substrate in successive steps must be aligned with corresponding mounting pads on the substrate.
- Protective coatings must be dispensed onto components that are to be encapsulated (“potted”) with a coating material without dispensing the coating material in areas that are to remain uncoated.
- multiple circuits or circuit assemblies are fabricated on a single substrate to improve throughput and reduce manufacturing costs.
- individual circuits or circuit assemblies are obtained by cutting the substrate.
- a pattern can be transferred to the substrate and used to define cut lines.
- the cut lines are not properly placed on the substrate and individual circuits can be damaged by cutting along such improperly placed cut lines.
- patterns defining the cut lines are formed on the substrate using an etching process. If the etching process removes too little or too much material, then the transferred pattern will not accurately place the cut lines.
- a mask for transferring patterns to a substrate includes a fiducial pattern that includes a first set and a second set of complementary features with each set typically including plural features.
- the sets of features may comprise respective first and second pairs of features.
- the first and second sets of features may define a common axis that is equidistant from the complementary features of both sets.
- This fiducial pattern is transferred from the mask to a substrate such as by using a photolithographic process such as contact or projection printing, or a charged-particle-beam lithographic process.
- the common axis is a distance d 1 from each of the complementary features of the first set or pair, and a distance d 2 from each of the complementary features of the second set or pair.
- the distance d 2 is an integer multiple of the distance d 1 .
- the complementary features of the fiducial pattern can be any of various pattern features, including edges and ends of lines.
- Circuits are fabricated using this mask by transferring the fiducial pattern to a circuit substrate and using the transferred fiducial pattern (referred to herein as a “fiducial”) to define an axis or other positional reference on the circuit substrate.
- the axis or other positional reference can be used in assembly or process steps, by defining an axis or axes along which the substrate is cut or otherwise divided, or defining a location at which components are inserted or other assembly operation is performed.
- Substrates for circuits or circuit assemblies may include a fiducial that is defined by an etch process.
- the fiducial includes an etch compensation pattern that permits accurate determination of a substrate axis or location even if the etch process that defines the fiducial exhibits some process variation or error such as under- or over-etching.
- the fiducial includes an etch compensation portion that may define pairs of features such that each pair of features is equidistant from a common axis, but at different distances from the common axis.
- the common axis can be located by identifying the pair of features that are more nearly aligned, and defining the common axis with respect to this pair of features.
- the pattern features are edges or ends of lines.
- Etch gauges for determining an etch amount include a first pair and a second pair of features wherein the features of the first pair and of the second pair are equidistant from an axis.
- a computer readable medium includes computer executable instructions for producing fiducial patterns on a mask or for directly writing such patterns on a substrate.
- a method of aligning a substrate includes a step of defining a fiducial on the substrate, the fiducial including two or more sets of complementary features, each set of which may comprise respective feature pairs that define a first common axis. In a subsequent step, either the pair of features closer to the first common axis is selected and the first common axis is located as a line equidistant from the selected pair of features. In further embodiments, a line along which the substrate is cut is defined as a line parallel to the first common axis, and, in some examples, offset from the first common axis. In further embodiments, the method of aligning a substrate includes providing two or more pairs of complementary features that define a second common axis that intersects the first common axis.
- a method of singulation in which a substrate is provided with a fiducial that includes at two or more sets or pairs of complementary edges, line ends, or other features that define a common axis.
- the common axis is located as a line midway between corresponding feature pairs.
- Fiducials are provided for defining cut lines singulation of a circuit substrate into multiple individual circuits.
- the fiducials include a first linear portion that has two or more sets or pairs of complementary edges that are placed symmetrically with respect to a first axis. Edges of the two pairs are placed a different distances from the first axis.
- the fiducials also include a second linear portion that has two or more pairs of complementary edges that are symmetrically placed with respect and at different distances from a second axis.
- the first axis and the second axis can be parallel or intersect.
- FIG. 1A is a schematic view illustrating a process for transferring fiducial patterns from a photomask to a substrate.
- FIG. 1B is a block diagram of the process of FIG. 1 A.
- FIG. 1C is a schematic view of the substrate of FIG. 1A illustrating fiducials on the substrate.
- FIGS. 2A-2C are plan views of a section of the fiducials of FIG. 1C illustrating as properly etched, over-etched, and under-etched, respectively.
- FIG. 2D is a plan view of an over-etched fiducial having complementary edges that are not situated on a line.
- FIG. 3 is a plan view of an alternative embodiment of fiducials.
- FIG. 4 is a plan view of an additional embodiment of a fiducial pattern.
- FIG. 5 is a plan view of a fiducial pattern that includes complementary pairs of line ends.
- circuit boards, integrated circuits, and other circuits and circuit assemblies multiple devices are conveniently fabricated on a single substrate, and the substrate is cut, diced, cleaved, or sawed to obtain the individual devices.
- This separation of individual devices formed on a single substrate is referred to herein as singulation.
- Typical singulation methods include dicing, sawing, cleaving, and other methods. The selection of a particular singulation method depends on the substrate on which the devices are fabricated as well as the precision required of the singulation process. The boundaries of individual devices should be well defined in order to properly separate individual devices.
- FIGS. 1A-1C illustrate the transfer of exemplary fiducial patterns 101 defined on a photomask 103 to a substrate 105 using a contact printing process to form corresponding fiducials 151 on the substrate.
- a fiducial refers to any feature, collection of features, or pattern formed on a circuit, integrated circuit, substrate, component, or circuit board that serves to establish a positional reference for a subsequent assembly, mounting, or other fabrication operation including, for example, singulation, sawing, scribing, encapsulation, component insertion, or bonding.
- a fiducial is generally transferred to a substrate based on a fiducial pattern defined by a mask.
- the substrate 105 may be a multilayer material that includes layers of conducting and insulating materials. Representative materials include insulating circuit board base materials such as polyimide, glass epoxy, and glass fiber layers, as well as conducting layers such as copper, and solder resist layers. Alternatively, the substrate 105 may be a semiconductor wafer such as a silicon or gallium arsenide wafer, or a surface acoustic wave or integrated optic material such as lithium niobate, lithium tantalate, or quartz. In addition, the substrate 105 can include circuit components or patterns, or be without circuit components and patterns. For example, substrates include circuit boards and wafers prior to any assembly or processing as well as circuit boards and assemblies that are partially processed.
- the substrate 105 is covered by a pattern layer 108 situated on a surface 107 of the substrate 105 .
- the pattern layer 108 can, for example, be a metallic layer such as a copper layer, or layer of other material suitable for defining fiducials or other features on the substrate 105 .
- the surface 107 of the substrate 105 may be partially or completely coated or otherwise layered with a photosensitive material 109 (i.e., a photoresist). Spin coating or other coating methods, for example, may be used.
- FIGS. 1A-1C illustrate pattern transfer using optical lithography with a photomask, but charged-particle-beam pattern-transfer can also be used.
- FIG. 2A is a plan view of a representative one of the compensation patterns 200 of FIG. 1 C.
- the compensation pattern 200 extends along an x-axis and includes edges 201 a - 201 f and 203 a - 203 f .
- the edges 201 a - 201 f and 203 a - 203 f are parallel to the x-axis but are offset from each other by a compensation step distance d step or desirably an integer multiple thereof.
- the offsets of the edges 201 a - 201 f and 203 a - 203 f are conveniently selected as multiples of a common distance (d step ), other offsets can be used.
- the sets in this example include features which are mirror images of one another.
- FIG. 2B shows an exemplary fiducial pattern that includes an underetched compensation pattern 200 ′.
- the edges 201 d , 203 d do not define an axis.
- the edge 201 d is aligned with the edge 203 f and is not used to define the axis 211 .
- FIG. 2C illustrates an overetched compensation pattern 200 ′′ in which the complementary edges 201 b, 203 b define the axis 211 .
- a compensation pattern 200 ′′′ exhibits overetching but none of the complementary pairs of edges align.
- the axis 211 can be located as the line parallel to and. equidistant from the most nearly aligned complementary pair of edges.
- the complementary pairs of edges ( 201 b , 203 b ) or ( 201 c , 203 c ) are most nearly aligned and serve to define the axis 211 .
- Other complementary pairs can be used but typically locating the axis 211 midway between pairs of complementary edges requires some interpolation, estimation, or “eyeballing” by the assembly technician and it is preferable to reduce the total distance to be divided in order to reduce the magnitude of any error introduced.
- any of the complementary pairs can serve to define the axis 211 by locating a line equidistant between the complementary lines.
- the compensation patterns 200 of FIGS. 2A-2D include plural complementary edges, in this case five pairs of such edges, but fewer pairs or additional pairs of complementary edges can be provided to compensate for less or more etch variation in forming the fiducials 151 .
- FIGS. 2A-2D illustrate defining an axis 211 that is parallel to an x-axis.
- Additional compensation patterns 200 serve to define an axis that is orthogonal to the axis 211 (see FIG. 1 C).
- compensation patterns define one or more axes that are at acute, obtuse, or other angles.
- FIG. 3 illustrates an exemplary fiducial 303 that includes linear portions 305 , 307 that intersect at a corner 309 .
- the intersection of the linear portions 305 , 307 forms an angle 310 that can be a right angle or other angle, such as an acute or obtuse angle.
- the angle 310 is a right angle and the linear portions 305 , 307 extend along respective orthogonal axes 311 , 313 .
- the linear portions 305 , 307 include respective compensation patterns 315 , 317 and 319 , 321 .
- Each of the compensation patterns 315 , 317 , 319 , 321 is provided with respective alignment edges 315 a - 315 c , 317 a - 317 c , 319 a - 319 c , and 321 a - 321 c that are approximately parallel to the corresponding axis but displaced from the axis.
- the alignment edges 315 b , 315 c and 317 b , 317 c are displaced by distances d step , 2d step , respectively, from the alignment edges 315 a , 317 a , respectively, wherein d step is a compensation step distance d step .
- the alignment edges 319 b , 319 c and 321 a, 321 c are similarly displaced from the alignment edge 317 a .
- the alignment edges 319 b, 319 c and 321 b, 321 c are similarly displaced with respect to respective alignment edges 319 a , 321 a.
- the alignment edges 315 a , 317 a define the axis 311 and the alignment edges 319 a , 321 a define the axis 313 .
- Reference lines 331 , 333 are offset by distances D 1 , D 2 respectively, from respective axes 311 , 313 and can be used as positional reference lines for sawing or other operations.
- the alignment edges 315 a - 315 c , 317 a - 317 c , 319 a - 319 c , 321 a - 321 c are, in this example, uniformly spaced based on a fixed compensation step distance d step , but in other embodiments, d step can be different for each alignment region and the alignment edges of a selected alignment recent can have a non-uniform spacing. A more desirable performance is generally obtained if corresponding etch-compensation steps provide the same displacement. For example, steps that displace surfaces 315 c and 317 c are preferably equal.
- a fiducial pattern 401 includes lines or patterns 403 a, 403 b, 403 c and lines 405 a , 405 b, 405 c that comprise pairs ( 403 a, 405 a ), ( 403 b , 405 b ), and ( 403 c , 405 c ) of complementary lines. If the fiducial pattern is transferred to a substrate without any noticeable process error, ends 407 b , 409 b of lines 403 b, 405 b, respectively, define an axis 411 .
- respective ends ( 407 c, 409 c ), ( 407 a , 409 a ) of the pairs ( 403 c , 405 c ), ( 403 a , 405 a ) can be used to define the axis 411 .
- another fiducial pattern 501 includes pairs ( 503 a , 505 a ), ( 503 b , 505 b ), and ( 503 c , 505 c ) of complementary lines or strips. If the fiducial pattern 501 is transferred to a substrate without any noticeable process error, ends 507 b , 509 b of strips 503 b , 505 b , respectively, define an axis 511 .
- respective ends ( 509 c , 507 c ), ( 509 a , 507 a ) or the pairs ( 503 c , 505 c ), ( 503 a , 505 a ) can be used to define the axis 511 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
Description
Claims (9)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/654,107 US6632575B1 (en) | 2000-08-31 | 2000-08-31 | Precision fiducial |
US10/269,603 US6820525B2 (en) | 2000-08-31 | 2002-10-11 | Precision Fiducial |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/654,107 US6632575B1 (en) | 2000-08-31 | 2000-08-31 | Precision fiducial |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/269,603 Division US6820525B2 (en) | 2000-08-31 | 2002-10-11 | Precision Fiducial |
Publications (1)
Publication Number | Publication Date |
---|---|
US6632575B1 true US6632575B1 (en) | 2003-10-14 |
Family
ID=24623456
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/654,107 Expired - Lifetime US6632575B1 (en) | 2000-08-31 | 2000-08-31 | Precision fiducial |
US10/269,603 Expired - Fee Related US6820525B2 (en) | 2000-08-31 | 2002-10-11 | Precision Fiducial |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/269,603 Expired - Fee Related US6820525B2 (en) | 2000-08-31 | 2002-10-11 | Precision Fiducial |
Country Status (1)
Country | Link |
---|---|
US (2) | US6632575B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050037625A1 (en) * | 2003-08-12 | 2005-02-17 | Texas Instruments Incorporated | Site-specific method for large area uniform thickness plan view transmission electron microscopy sample preparation |
US20050162745A1 (en) * | 2001-08-29 | 2005-07-28 | Donnelly Corporation | Vehicle rearview mirror system with compass sensor and method of making same |
US20070157737A1 (en) * | 2005-05-27 | 2007-07-12 | Gysling Daniel L | Apparatus and method for measuring a parameter of a multiphase flow |
CN101861056A (en) * | 2010-06-03 | 2010-10-13 | 深南电路有限公司 | Method for processing high-density integrated circuit |
CN107155264A (en) * | 2017-06-02 | 2017-09-12 | 江门崇达电路技术有限公司 | A kind of method for lifting alkali etching uniformity |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7162286B2 (en) * | 2003-07-03 | 2007-01-09 | Superpower, Inc. | Superconducting articles, and methods for forming and using same |
US20070148558A1 (en) * | 2005-12-27 | 2007-06-28 | Shahzad Akbar | Double metal collimated photo masks, diffraction gratings, optics system, and method related thereto |
WO2010077719A2 (en) * | 2008-12-30 | 2010-07-08 | 3M Innovative Properties Company | Apparatus and method for making fiducials on a substrate |
CN106255325A (en) * | 2016-08-24 | 2016-12-21 | 山东蓝色电子科技有限公司 | A kind of special-shaped compensation method of the circuit pads considering etching factor |
US11296001B2 (en) * | 2018-10-19 | 2022-04-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5250983A (en) * | 1991-07-12 | 1993-10-05 | Nec Corporation | Photo reticle for fabricating a semiconductor device |
US5732163A (en) | 1993-07-21 | 1998-03-24 | Northrop Grumman Corporation | Angular alignment of structures using moire patterns |
US5760893A (en) | 1996-12-24 | 1998-06-02 | Teradyne, Inc. | Method and apparatus for inspecting component placement and solder connection in printed circuit board manufacture |
US5798565A (en) | 1993-08-16 | 1998-08-25 | Micron Technology, Inc. | Repairable wafer scale integration system |
US5801441A (en) | 1994-07-07 | 1998-09-01 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US5805421A (en) | 1994-11-23 | 1998-09-08 | Intel Corporation | Semiconductor substrate having alignment marks for locating circuitry on the substrate |
US5810926A (en) | 1996-03-11 | 1998-09-22 | Micron Technology, Inc. | Method and apparatus for applying atomized adhesive to a leadframe for chip bonding |
US5831445A (en) | 1993-08-17 | 1998-11-03 | Micron Technology, Inc. | Wafer scale burn-in apparatus and process |
US5857049A (en) | 1997-05-05 | 1999-01-05 | Lucent Technologies, Inc., | Precision alignment of optoelectronic devices |
US5894218A (en) | 1994-04-18 | 1999-04-13 | Micron Technology, Inc. | Method and apparatus for automatically positioning electronic dice within component packages |
US5903662A (en) | 1995-06-30 | 1999-05-11 | Dci Systems, Inc. | Automated system for placement of components |
US5942805A (en) | 1996-12-20 | 1999-08-24 | Intel Corporation | Fiducial for aligning an integrated circuit die |
US5981975A (en) | 1998-02-27 | 1999-11-09 | The Whitaker Corporation | On-chip alignment fiducials for surface emitting devices |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4997792A (en) * | 1989-11-21 | 1991-03-05 | Eastman Kodak Company | Method for separation of diode array chips during fabrication thereof |
US5278442A (en) * | 1991-07-15 | 1994-01-11 | Prinz Fritz B | Electronic packages and smart structures formed by thermal spray deposition |
US5408739A (en) * | 1993-05-04 | 1995-04-25 | Xerox Corporation | Two-step dieing process to form an ink jet face |
US5864163A (en) * | 1995-12-27 | 1999-01-26 | United Microelectrics Corp. | Fabrication of buried channel devices with shallow junction depth |
US6182546B1 (en) * | 1997-03-04 | 2001-02-06 | Tessera, Inc. | Apparatus and methods for separating microelectronic packages from a common substrate |
US6113753A (en) * | 1999-03-23 | 2000-09-05 | Flextor, Inc. | Systems and methods for making a magnetic recording medium on a flexible metal substrate |
-
2000
- 2000-08-31 US US09/654,107 patent/US6632575B1/en not_active Expired - Lifetime
-
2002
- 2002-10-11 US US10/269,603 patent/US6820525B2/en not_active Expired - Fee Related
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5250983A (en) * | 1991-07-12 | 1993-10-05 | Nec Corporation | Photo reticle for fabricating a semiconductor device |
US5732163A (en) | 1993-07-21 | 1998-03-24 | Northrop Grumman Corporation | Angular alignment of structures using moire patterns |
US5798565A (en) | 1993-08-16 | 1998-08-25 | Micron Technology, Inc. | Repairable wafer scale integration system |
US5831445A (en) | 1993-08-17 | 1998-11-03 | Micron Technology, Inc. | Wafer scale burn-in apparatus and process |
US5894218A (en) | 1994-04-18 | 1999-04-13 | Micron Technology, Inc. | Method and apparatus for automatically positioning electronic dice within component packages |
US5955877A (en) | 1994-04-18 | 1999-09-21 | Micron Technology, Inc. | Method and apparatus for automatically positioning electronic dice within component packages |
US5801441A (en) | 1994-07-07 | 1998-09-01 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US5805421A (en) | 1994-11-23 | 1998-09-08 | Intel Corporation | Semiconductor substrate having alignment marks for locating circuitry on the substrate |
US5903662A (en) | 1995-06-30 | 1999-05-11 | Dci Systems, Inc. | Automated system for placement of components |
US5874322A (en) | 1996-03-11 | 1999-02-23 | Micron Technology, Inc. | Method and apparatus for applying atomized adhesive to a leadframe for chip bonding |
US5810926A (en) | 1996-03-11 | 1998-09-22 | Micron Technology, Inc. | Method and apparatus for applying atomized adhesive to a leadframe for chip bonding |
US5942805A (en) | 1996-12-20 | 1999-08-24 | Intel Corporation | Fiducial for aligning an integrated circuit die |
US6001703A (en) | 1996-12-20 | 1999-12-14 | Intel Corporation | Method of forming a fiducial for aligning an integrated circuit die |
US5903353A (en) | 1996-12-24 | 1999-05-11 | Teradyne, Inc. | Method and apparatus for inspecting component placement and solder connection in printed circuit board manufacture |
US5760893A (en) | 1996-12-24 | 1998-06-02 | Teradyne, Inc. | Method and apparatus for inspecting component placement and solder connection in printed circuit board manufacture |
US5857049A (en) | 1997-05-05 | 1999-01-05 | Lucent Technologies, Inc., | Precision alignment of optoelectronic devices |
US5981975A (en) | 1998-02-27 | 1999-11-09 | The Whitaker Corporation | On-chip alignment fiducials for surface emitting devices |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050162745A1 (en) * | 2001-08-29 | 2005-07-28 | Donnelly Corporation | Vehicle rearview mirror system with compass sensor and method of making same |
US7246910B2 (en) * | 2001-08-29 | 2007-07-24 | Donnelly Corporation | Vehicle rearview mirror system with compass sensor and method of making same |
US20050037625A1 (en) * | 2003-08-12 | 2005-02-17 | Texas Instruments Incorporated | Site-specific method for large area uniform thickness plan view transmission electron microscopy sample preparation |
US6927174B2 (en) * | 2003-08-12 | 2005-08-09 | Texas Instruments Incorporated | Site-specific method for large area uniform thickness plan view transmission electron microscopy sample preparation |
US20070157737A1 (en) * | 2005-05-27 | 2007-07-12 | Gysling Daniel L | Apparatus and method for measuring a parameter of a multiphase flow |
CN101861056A (en) * | 2010-06-03 | 2010-10-13 | 深南电路有限公司 | Method for processing high-density integrated circuit |
CN101861056B (en) * | 2010-06-03 | 2012-12-26 | 深南电路有限公司 | Method for processing high-density integrated circuit |
CN107155264A (en) * | 2017-06-02 | 2017-09-12 | 江门崇达电路技术有限公司 | A kind of method for lifting alkali etching uniformity |
Also Published As
Publication number | Publication date |
---|---|
US20030039901A1 (en) | 2003-02-27 |
US6820525B2 (en) | 2004-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0061536B1 (en) | Method of manufacturing a semiconductor device having improved alignment marks and alignment marks for said method | |
US4824254A (en) | Alignment marks on semiconductor wafers and method of manufacturing the marks | |
US6632575B1 (en) | Precision fiducial | |
US6861186B1 (en) | Method for backside alignment of photo-processes using standard front side alignment tools | |
JPH0450730B2 (en) | ||
EP0230648B1 (en) | Method of forming an alignment mark | |
GB2215087A (en) | A method of processing substrates used for mounting and aligning optical elements and components | |
US20020051914A1 (en) | Method of forming alignment marks for photolithographic processing | |
CN114706277A (en) | Overlay matching method | |
US6256085B1 (en) | Exposure apparatus | |
JP4454773B2 (en) | Alignment method and alignment apparatus | |
JP2748029B2 (en) | How to create alignment marks | |
JPH03209711A (en) | Manufacture of semiconductor device | |
JPH0536583A (en) | Alignment method and manufacturing method of semiconductor integrated circuit device | |
US6560751B1 (en) | Total overlay feed forward method for determination of specification satisfaction | |
KR100299520B1 (en) | Reticle of semiconductor device and mask process using the same | |
KR20050120072A (en) | Alignment mark in semiconductor device and method for aligning substrate using the same | |
JPS6324617A (en) | Method for double sided exposure of wafer | |
KR20050116759A (en) | Alignment mark and method for aligning substrate using the same | |
KR20030000990A (en) | Method for measuring overlay of semiconductor substrate | |
JP2626234B2 (en) | Method for manufacturing semiconductor device | |
KR100476378B1 (en) | How to remove resist pattern formed by top surface image process | |
JP3239777B2 (en) | Method for manufacturing semiconductor device | |
KR0174992B1 (en) | Manufacturing method of semiconductor reticle and manufacturing method of vernier-key | |
JPH09306806A (en) | X-ray mask and its alignment method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JOHNSON, MARK S.;REEL/FRAME:011075/0491 Effective date: 20000830 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |