+

US6693785B1 - Electronic component with reduced inductive coupling - Google Patents

Electronic component with reduced inductive coupling Download PDF

Info

Publication number
US6693785B1
US6693785B1 US09/913,442 US91344201A US6693785B1 US 6693785 B1 US6693785 B1 US 6693785B1 US 91344201 A US91344201 A US 91344201A US 6693785 B1 US6693785 B1 US 6693785B1
Authority
US
United States
Prior art keywords
input
output
pins
electronic component
contact pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US09/913,442
Inventor
Christophe Cordier
Jean Patrick
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ST Ericsson SA
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Assigned to U.S. PHILIPS CORPORATION reassignment U.S. PHILIPS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PATRICK, JEAN, CORDIER, CHRISTOPHE
Application granted granted Critical
Publication of US6693785B1 publication Critical patent/US6693785B1/en
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: U.S. PHILIPS CORPORATION
Assigned to ST WIRELESS SA reassignment ST WIRELESS SA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NXP B.V.
Assigned to ST-ERICSSON SA reassignment ST-ERICSSON SA CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: ST WIRELESS SA
Assigned to ST-ERICSSON SA, EN LIQUIDATION reassignment ST-ERICSSON SA, EN LIQUIDATION STATUS CHANGE-ENTITY IN LIQUIDATION Assignors: ST-ERICSSON SA
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/002Switching arrangements with several input- or output terminals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16Modifications for eliminating interference voltages or currents
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00346Modifications for eliminating interference or parasitic voltages or currents
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Definitions

  • the invention relates to an electronic component comprising:
  • an integrated circuit which is encased in said package, and which includes N input contact pads and M output contact pads, which are connected, respectively, to the N input pins and M output pins by conducting wires, which integrated circuit includes a plurality of current paths, which are each used to connect an input contact pad to an output contact pad.
  • each current path in an electronic component in accordance with the opening paragraph comprises a buffer element, exhibiting a high input impedance.
  • each output pin thus supplies a signal which is representative only of signal contributions arriving at the input contact pads which are effectively electrically connected to said output pin, which signal consequently does not contain the parasitic component described hereinabove.
  • the buffers are advantageously composed of amplifiers, whose input impedance is naturally high, for example an assembly based on a Darlington-type structure.
  • each input contact pad is connected to a buffer. This ensures that all currents flowing through the conducting wires connecting the input pins to input contact pads are negligibly small.
  • the invention can be employed in any type of electronic component comprising at least two input pins, the invention is advantageously used in multiplexers intended to receive and supply signals at very high frequencies, for example in the gigahertz range.
  • an electronic component as described hereinabove includes:
  • each switch having a first terminal and a second terminal, the first terminal being connected to one of the input contact pads, and all the second terminals being jointly connected to the input of one of the buffers, and
  • control means for controlling the switching stages, which are arranged in such a way that only one of the switches included in a same switching stage can be conductive at any given instant.
  • This structure which is used for multiplexing, by selecting M data signals from the N signals received on the input pins in order to direct these signals towards the M output pins, only requires M buffer, instead of the N buffers, which would have been necessary in accordance with the particular embodiment described hereinabove.
  • FIG. 1 is a functional diagram showing an electronic component in accordance with a preferred embodiment of the invention.
  • This component comprises:
  • the integrated circuit IC comprises:
  • control means CNT for controlling the switching stages SW1 and SW2, which are arranged in such a way that only one of the switches included in a same switching stage can be conductive at any given instant.
  • control means CNT supply two control signals CNT1 and CNT2 to the switching stages SW1 and SW2, which control signals are coded on four bits, and one of said control signals is in the active mode, for example at a logic level 1, at a given instant.
  • the switches included in the switching stages SW1 and SW2 can be implemented by means of MOS-type transistors or any other equivalent components.
  • the control means CNT activate that switch of the first switching stage SW1 which is arranged between the input contact pad C11 and the output contact pad CS1, thereby producing a current path between these contact pads, then a current 11 flows through the conducting wire W11.
  • the control means CNT simultaneously activate that switch of the second switching stage SW2, which is arranged between the input contact pad C12 and the output contact pad CS2, thereby producing a further current path between the contact points, then a current 12 flows through the conducting wire W12.
  • the two currents 11 and 12 then create a mutual inductance between the conducting wires W11 and W12, and the signal supplied by the output pin PS1 will contain a parasitic component that is representative of the current 12, while the signal supplied by the output pin PS2 will contain a parasitic component that is representative of the current 11.
  • the buffers B1 and B2 which exhibit a large input impedance, render the currents 11 and 12 negligibly small, and thereby considerably reduce the effects of the mutual inductance phenomenon occurring between the conducting wires W11 and W12.
  • the output signals supplied by the output pins PS1 and PS2 thus will contain no significant parasitic component representative of, respectively, the currents 12 and 11.
  • the output pins PSj will be smaller in number than the input pins PIi. It will thus be possible, in principle, to space out these output pins PSj by distributing them at the periphery of the package PACK, so that the mutual inductance between the conducting wires WSj cannot have significant effects owing to the space between said conducting wires. If such a distribution is impossible, the output pins PSj will advantageously be connected to buffers having a high input impedance, arranged outside the package PACK, and not shown in the drawing.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)

Abstract

The invention relates to an electronic component comprising a package PACK including input pins PIi and output pins PSj, and an integrated circuit IC, encased in the package PACK, which integrated circuit is provided with input contact pads CIi and output contact pads CIj, which are connected, respectively, to the input pins PIi and the output pins PSj of the package PACK by conducting wires WIi and WSj. In accordance with the invention, each current path connecting an input contact pad CIi to an output contact pad CIj comprises a buffer element Bi having a high input impedance. Said high input impedance of the buffers substantially reduces the value of the current Ii flowing through the conducting wires WIi connecting the input pins PIi to the input contact pads CIi, and hence the inductive coupling between said conducting wires.

Description

FIELD OF THE INVENTION
The invention relates to an electronic component comprising:
a package having N input pins and M output pins, which are intended, respectively, to receive and supply data signals, and
an integrated circuit, which is encased in said package, and which includes N input contact pads and M output contact pads, which are connected, respectively, to the N input pins and M output pins by conducting wires, which integrated circuit includes a plurality of current paths, which are each used to connect an input contact pad to an output contact pad.
BACKGROUND
It has been observed by the current applicant that during operation of such an electronic component, certain output pins supply data signals containing parasitic components, which do not correspond to any of the data signals received by those input contact pads which are electrically connected to said output pins. The current applicant has concluded that such phenomena are caused by inductive coupling between the various conducting wires connecting the input pins to the input contact pads: due to mutual inductance effects, components representative of signals carried by wires adjoining the wire under consideration are introduced into the signal carried by said wire under consideration. These additional components are contained in the signal which will be supplied by the output pin(s) which is (are) electrically connected to the wire under consideration, and will then constitute a parasitic component in said signal. The extent of the effects of mutual inductance is wider as the frequency of the data signals is higher.
SUMMARY
It is an object of the invention to overcome this drawback to a large extent by providing an electronic component wherein the effect of the inductive couplings between conducting wires connecting the input pins to the input contact pads are reduced substantially.
Indeed, in accordance with the invention each current path in an electronic component in accordance with the opening paragraph comprises a buffer element, exhibiting a high input impedance.
In such an electronic component, the high input impedances of said buffers cause the value of the currents flowing through the current paths upstream from the buffers, and hence the value of the currents flowing through the conducting wires connecting the input pins to the input contact pads, to be negligibly small. The extent of the mutual inductance phenomena occurring between adjacent wires, which is directly proportional to the value of the currents flowing through these wires, is thus reduced considerably, thereby precluding that a wire induces an additional component of substantial amplitude in the signal traveling through an adjacent wire. By virtue of the invention, each output pin thus supplies a signal which is representative only of signal contributions arriving at the input contact pads which are effectively electrically connected to said output pin, which signal consequently does not contain the parasitic component described hereinabove.
The buffers are advantageously composed of amplifiers, whose input impedance is naturally high, for example an assembly based on a Darlington-type structure.
In accordance with a particular embodiment of the invention, each input contact pad is connected to a buffer. This ensures that all currents flowing through the conducting wires connecting the input pins to input contact pads are negligibly small.
Although the invention can be employed in any type of electronic component comprising at least two input pins, the invention is advantageously used in multiplexers intended to receive and supply signals at very high frequencies, for example in the gigahertz range.
Thus, in a preferred embodiment of the invention, an electronic component as described hereinabove includes:
M buffer elements, each having an input and an output, the latter being connected to one of the output contact pads,
M switching stages, each comprising N switches, each switch having a first terminal and a second terminal, the first terminal being connected to one of the input contact pads, and all the second terminals being jointly connected to the input of one of the buffers, and
control means for controlling the switching stages, which are arranged in such a way that only one of the switches included in a same switching stage can be conductive at any given instant.
This structure, which is used for multiplexing, by selecting M data signals from the N signals received on the input pins in order to direct these signals towards the M output pins, only requires M buffer, instead of the N buffers, which would have been necessary in accordance with the particular embodiment described hereinabove.
DETAILED DESCRIPTION
These and other aspects of the invention will be apparent from and elucidated with reference to the non-limitative exemplary embodiment described in FIG. 1, which is a functional diagram showing an electronic component in accordance with a preferred embodiment of the invention. This component comprises:
a package PACK provided with four input pins PIi (i=1 to 4) and two output pins PSj
(j=1 or 2), which are used, respectively, to receive and to supply data signals, and
an integrated circuit IC, encased in the package PACK, and provided with four input contact pads CIi (i=1 to 4) and two output contact pads CSj (j=1 or 2), which are connected, respectively, to four input pins PIi and two output pins PSj by conducting wires WIi.
In this example, the integrated circuit IC comprises:
two buffer elements B1 and B2, each having an input and an output, the latter being connected to one of the output contact pads CS1 and CS2,
two switching stages SW1 and SW2, each comprising four switches, and each switch having a first terminal and a second terminal, the first terminal being connected to one of the input contact points CIi (i=1 to 4), and all the second terminals being jointly connected to the input of one of the buffers B1 or B2, and
control means CNT for controlling the switching stages SW1 and SW2, which are arranged in such a way that only one of the switches included in a same switching stage can be conductive at any given instant.
To this end, the control means CNT supply two control signals CNT1 and CNT2 to the switching stages SW1 and SW2, which control signals are coded on four bits, and one of said control signals is in the active mode, for example at a logic level 1, at a given instant.
The switches included in the switching stages SW1 and SW2 can be implemented by means of MOS-type transistors or any other equivalent components. In an electronic component deprived of buffers B1 and B2, if for example, the control means CNT activate that switch of the first switching stage SW1 which is arranged between the input contact pad C11 and the output contact pad CS1, thereby producing a current path between these contact pads, then a current 11 flows through the conducting wire W11. If the control means CNT simultaneously activate that switch of the second switching stage SW2, which is arranged between the input contact pad C12 and the output contact pad CS2, thereby producing a further current path between the contact points, then a current 12 flows through the conducting wire W12. The two currents 11 and 12 then create a mutual inductance between the conducting wires W11 and W12, and the signal supplied by the output pin PS1 will contain a parasitic component that is representative of the current 12, while the signal supplied by the output pin PS2 will contain a parasitic component that is representative of the current 11.
In the electronic component in accordance with the invention, the buffers B1 and B2, which exhibit a large input impedance, render the currents 11 and 12 negligibly small, and thereby considerably reduce the effects of the mutual inductance phenomenon occurring between the conducting wires W11 and W12. The output signals supplied by the output pins PS1 and PS2 thus will contain no significant parasitic component representative of, respectively, the currents 12 and 11.
In this preferred embodiment of the invention, the buffers B1 and B2 are arranged in such a way that one of them is present in all possible current paths between the input contact pads and the output contact pads, so that the provision of a buffer downstream from each input contact pad can be dispensed with, thus enabling the necessary number of buffers to be reduced by a factor of M/N=½.
Mutual inductance phenomena of the type described hereinabove may occur between the conducting wires WSj interconnecting the output contact pads CSj and the output pins PSj. However, in many types of applications, such as the multiplexing carried out by the electronic component described in this exemplary embodiment of the invention, the output pins PSj will be smaller in number than the input pins PIi. It will thus be possible, in principle, to space out these output pins PSj by distributing them at the periphery of the package PACK, so that the mutual inductance between the conducting wires WSj cannot have significant effects owing to the space between said conducting wires. If such a distribution is impossible, the output pins PSj will advantageously be connected to buffers having a high input impedance, arranged outside the package PACK, and not shown in the drawing.

Claims (4)

What is claimed is:
1. An electronic component comprising:
a package having N input pins and M output pins, which are intended, respectively, to receive and supply data signals, and
an integrated circuit, which is encased in said package, and which includes N input contact pads and M output contact pads, which are connected, respectively, to the N input pins and M output pins by conducting wires, which integrated circuit includes a plurality of current paths, which are each used to connect an input contact pad to an output contact pad,
in which electronic component each current path comprises a buffer element, exhibiting a high input impedance, wherein each buffer element substantially reduces a mutual inductance phenomena occurring between adjacent conducting wires.
2. An electronic component as claimed in claim 1, wherein each input contact pad is connected to a buffer.
3. An electronic component as claimed in claim 1, wherein the integrated circuit includes:
M buffer elements, each having an input and an output, the latter being connected to one of the output contact pads,
M switching stages, each comprising N switches, each switch having a first terminal and a second terminal, the first terminal being connected to one of the input contact pads, and all the second terminals being jointly connected to the input of one of the buffers, and
control means for controlling the switching stages, which are arranged in such a way that only one of the switches included in a same switching stage can be conductive at any given instant.
4. An electronic component as claimed in claim 1, wherein the buffers are amplifiers.
US09/913,442 1999-12-14 2000-12-08 Electronic component with reduced inductive coupling Expired - Lifetime US6693785B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR9915757 1999-12-14
FR9915757 1999-12-14
PCT/EP2000/012371 WO2001045260A1 (en) 1999-12-14 2000-12-08 Electronic component with reduced inductive coupling

Publications (1)

Publication Number Publication Date
US6693785B1 true US6693785B1 (en) 2004-02-17

Family

ID=9553241

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/913,442 Expired - Lifetime US6693785B1 (en) 1999-12-14 2000-12-08 Electronic component with reduced inductive coupling

Country Status (5)

Country Link
US (1) US6693785B1 (en)
EP (1) EP1157467A1 (en)
JP (1) JP2003517236A (en)
CN (1) CN1173472C (en)
WO (1) WO2001045260A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060256781A1 (en) * 2005-05-16 2006-11-16 Altera Corporation Low-power routing multiplexers
GB2432063A (en) * 2005-11-01 2007-05-09 Zetex Semiconductors Plc A monolithic multiplexer for high frequency signals
US20090267679A1 (en) * 2008-04-25 2009-10-29 Nec Electronics Corporation Analog multiplexer and its select signal generating method
US20140167739A1 (en) * 2012-12-14 2014-06-19 Hon Hai Precision Industry Co., Ltd. Current detecting circuit board

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112992827B (en) * 2021-04-27 2021-08-06 微龛(广州)半导体有限公司 Multi-channel signal multiplexing packaging structure

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3904977A (en) * 1973-10-05 1975-09-09 Ibm Multiplexing switch with wide bandpass characteristics and high isolation impedance between inputs
US5017813A (en) * 1990-05-11 1991-05-21 Actel Corporation Input/output module with latches
US5654660A (en) * 1995-09-27 1997-08-05 Hewlett-Packard Company Level shifted high impedance input multiplexor
US5789966A (en) * 1996-09-18 1998-08-04 International Business Machines Corporation Distributed multiplexer

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03133274A (en) * 1989-10-19 1991-06-06 Matsushita Electric Ind Co Ltd Switch circuit
JPH02223221A (en) * 1990-01-29 1990-09-05 Hitachi Ltd Semiconductor integrated circuit device
JPH04326617A (en) * 1991-04-26 1992-11-16 Nec Ic Microcomput Syst Ltd Signal changeover circuit
JPH04369923A (en) * 1991-06-19 1992-12-22 Matsushita Electric Ind Co Ltd Signal changeover device
JP3392561B2 (en) * 1995-02-01 2003-03-31 東芝マイクロエレクトロニクス株式会社 Semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3904977A (en) * 1973-10-05 1975-09-09 Ibm Multiplexing switch with wide bandpass characteristics and high isolation impedance between inputs
US5017813A (en) * 1990-05-11 1991-05-21 Actel Corporation Input/output module with latches
US5654660A (en) * 1995-09-27 1997-08-05 Hewlett-Packard Company Level shifted high impedance input multiplexor
US5789966A (en) * 1996-09-18 1998-08-04 International Business Machines Corporation Distributed multiplexer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Greg Schoffer, Monolithic CMOS Video mux/amp pushes 50 Mhz, Electronic Engineering, Oct. 1987, pp. 43, 44, 48, 52. *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060256781A1 (en) * 2005-05-16 2006-11-16 Altera Corporation Low-power routing multiplexers
US7982501B2 (en) 2005-05-16 2011-07-19 Altera Corporation Low-power routing multiplexers
US8405425B2 (en) 2005-05-16 2013-03-26 Altera Corporation Low-power routing multiplexers
GB2432063A (en) * 2005-11-01 2007-05-09 Zetex Semiconductors Plc A monolithic multiplexer for high frequency signals
GB2432063B (en) * 2005-11-01 2009-09-09 Zetex Semiconductors Plc A multiplexer
CN101352050B (en) * 2005-11-01 2011-12-07 赛特克斯半导体公司 A multiplexer
US20090267679A1 (en) * 2008-04-25 2009-10-29 Nec Electronics Corporation Analog multiplexer and its select signal generating method
US20140167739A1 (en) * 2012-12-14 2014-06-19 Hon Hai Precision Industry Co., Ltd. Current detecting circuit board

Also Published As

Publication number Publication date
CN1173472C (en) 2004-10-27
WO2001045260A1 (en) 2001-06-21
EP1157467A1 (en) 2001-11-28
JP2003517236A (en) 2003-05-20
CN1340243A (en) 2002-03-13

Similar Documents

Publication Publication Date Title
TW567662B (en) Electronic component and wireless communication system
AU665718B2 (en) Interconnection structure for crosstalk reduction to improve off-chip selectivity
US5646451A (en) Multifunctional chip wire bonds
US6046653A (en) Printed circuit board unit with a wiring line providing termination resistance
MY128471A (en) Insulated bond wire assembly for integrated circuits
US20220262718A1 (en) Isolating electric paths in semiconductor device packages
JP3681658B2 (en) Matrix switch device
US7579689B2 (en) Integrated circuit package, and a method for producing an integrated circuit package having two dies with input and output terminals of integrated circuits of the dies directly addressable for testing of the package
US6693785B1 (en) Electronic component with reduced inductive coupling
US20190260128A1 (en) Wiring board, coupler module, and communication device
KR19980079460A (en) Semiconductor devices
EP0041844B1 (en) Semiconductor integrated circuit devices
US6417688B1 (en) Method and apparatus for implementing a highly robust, fast, and economical five load bus topology based on bit mirroring and a well terminated transmission environment
CN215600357U (en) SOP8L packaging lead frame with high power density
US5475568A (en) Power supply structure for multichip package
US5834990A (en) High-frequency switching distributor
US6936911B1 (en) Semiconductor integrated circuit device
US6366131B1 (en) System and method for increasing a drive signal and decreasing a pin count
US20250055448A1 (en) Switch device
US20240266314A1 (en) IC package structure capable of increasing isolation between interference sources
JP2008124556A (en) Switch circuit and semiconductor device
JPH08213553A (en) Semiconductor circuit
JPH01261837A (en) Semiconductor integrated circuit
JP3011198B1 (en) Printed circuit board
JPH02251169A (en) Semiconductor integrated circuit device

Legal Events

Date Code Title Description
AS Assignment

Owner name: U.S. PHILIPS CORPORATION, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CORDIER, CHRISTOPHE;PATRICK, JEAN;REEL/FRAME:012234/0834;SIGNING DATES FROM 20010705 TO 20010709

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:U.S. PHILIPS CORPORATION;REEL/FRAME:018635/0755

Effective date: 20061127

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: ST WIRELESS SA, SWITZERLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP B.V.;REEL/FRAME:037624/0831

Effective date: 20080728

AS Assignment

Owner name: ST-ERICSSON SA, SWITZERLAND

Free format text: CHANGE OF NAME;ASSIGNOR:ST WIRELESS SA;REEL/FRAME:037683/0128

Effective date: 20080714

Owner name: ST-ERICSSON SA, EN LIQUIDATION, SWITZERLAND

Free format text: STATUS CHANGE-ENTITY IN LIQUIDATION;ASSIGNOR:ST-ERICSSON SA;REEL/FRAME:037739/0493

Effective date: 20150223

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载