+

US6294830B1 - Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer - Google Patents

Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer Download PDF

Info

Publication number
US6294830B1
US6294830B1 US09/409,205 US40920599A US6294830B1 US 6294830 B1 US6294830 B1 US 6294830B1 US 40920599 A US40920599 A US 40920599A US 6294830 B1 US6294830 B1 US 6294830B1
Authority
US
United States
Prior art keywords
flange portions
pads
chip
conductive
assembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/409,205
Inventor
Joseph Fjelstad
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Adeia Semiconductor Solutions LLC
Original Assignee
Tessera LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tessera LLC filed Critical Tessera LLC
Priority to US09/409,205 priority Critical patent/US6294830B1/en
Priority to US09/732,821 priority patent/US6821821B2/en
Priority to US09/784,965 priority patent/US20010005044A1/en
Priority to US09/950,761 priority patent/US6856235B2/en
Application granted granted Critical
Publication of US6294830B1 publication Critical patent/US6294830B1/en
Priority to US10/827,860 priority patent/US7165316B2/en
Priority to US10/881,594 priority patent/US7091820B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching
    • H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/18—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of the types provided for in two or more different main groups of the same subclass of H10B, H10D, H10F, H10H, H10K or H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009—Pre-treatment of the connector or the bonding area
    • H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01045—Rhodium [Rh]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention generally relates to microelectronic assemblies, and more specifically it relates to semiconductor chip packages.
  • the semiconductor chip packaging industry is a highly competitive business in which the packaging companies are waging an ongoing battle to reduce the costs associated with packaging their own chips and, many times, the chips owned by other parties. New technologies are constantly being investigated in order to reduce the packaging cost while producing packaging structures and processes which produce similar or superior results. Further, there is on-going pressure from the electronic industry to reduce the internal impedances of semiconductor packages so that the semiconductor makers may increase the speed of their chips without experiencing significant signal degradation thereby decreasing the processing and/or response time a user of a finished electronic product will encounter when requesting the electronic product to perform a given task.
  • the electronic industry requires that the chips are packaged in smaller and smaller form factors so that the packaged chips take up less space on a supporting circuitized substrate (such as a printed wiring board, “PWB”). It is also important that the thickness dimension of the packaged chips is reduced so that the same operational circuitry may be fit into a smaller area thereby allowing for more portability (size, weight, etc.) for the resulting finished electronic product and/or allowing for an increase in a product's processing power without also increasing its size. As the packaged chips are made smaller and placed closer and closer together on the PWB, the chips will produce more heat and will receive more heat from the adjacent chips. It is therefore also very important to provide a direct thermal path to facilitate the removal of heat from the packaged chips.
  • pin grid array (“PGA”) products in which relatively large conductive pins attach the circuitry in a particular semiconductor package to the circuitry on the PWB, and other such large packaging conventions have been used less frequently in favor of smaller packaging conventions, such as ball grid array (“BGA”) packages.
  • BGA packages the aforementioned pins are typically replaced by solder balls thereby reducing the height of the packages from the PWB, reducing the area needed to package chips and further allowing for more elegant packaging solutions.
  • the solder balls on a BGA device are generally either disposed in regular grid-like patterns, substantially covering the face surface of the packaged chip (commonly referred to as an “area array”) or in elongated rows extending parallel to and adjacent each edge of the front surface of the packaged chip.
  • BGA and even smaller chip scale packaging (“CSP”) technology refer to a large range of semiconductor packages which typically use interconnection processes such as wirebonding, beam lead, tape automated bonding (“TAB”) or the like as an intermediate connection step to interconnect the chip contacts to the exposed package terminals. This results in a testable device prior to mechanical attachment to the bond pads on supporting substrate.
  • the BGA/CSP packaged chips are then typically interconnected on a PWB using standard tin-lead solder connections.
  • the present inventive methods solve the aforementioned problems.
  • a method of making a semiconductor chip package includes the steps of first providing a sacrificial layer.
  • a array of conductive pads or posts are next selectively formed on top of a first surface of the sacrificial layer so that a central region is defined by and is positioned between the pads.
  • a back surface of a semiconductor chip is next attached to the sacrificial layer within the central region so that the contact bearing (or active) surface of the chip faces away from the sacrificial layer.
  • the chip is attached to the sacrificial layer using a thermally conductive die attach adhesive.
  • the chip contacts are next electrically connected to respective pads using a wirebonding machine to connect a conductive wire therebetween.
  • a curable, dielectric liquid encapsulant is then deposited on the first surface of the sacrificial layer such that the pads, wires and semiconductor chip are all encapsulated.
  • the encapsulant is then cured into a self-supporting form.
  • a mold is placed on top of the first surface of the sacrificial layer prior to depositing the encapsulant so that the exterior of the package (the encapsulant) may be formed into a desired shape after the encapsulant is injected into the mold and is cured. At least a portion of the sacrificial layer is then removed to expose the bottom surface of the pads and the to provide a direct thermal path to the chip.
  • the entire sacrificial layer is removed leaving the cured encapsulant and the die attach adhesive as the bottom of the package.
  • Many chips may be packaged simultaneously thereby allowing this process to create individual packaged chips or may be used to create multichip modules after the dicing operation which selectively separates the packaged chips.
  • a dielectric polymer sheet may be disposed between the sacrificial layer and the pads such that conductive traces may interconnect the pads and thus the chips in a multichip embodiment.
  • the sacrificial layer may be selectively etched on a first surface such that conductive pads protrude therefrom.
  • the back surface of the chip is next attached between the pads in a central region defined by the pads.
  • the chip contacts are wirebonded to respective pads and encapsulant is deposited such that it encapsulates the chip, the wires and the pads.
  • the sacrificial layer is then etched from the exposed side so that each of the pads and the back surface of the chip may be accessed directly.
  • FIGS. 1 A through 1 G- 1 show a side view of a method of manufacturing a semiconductor chip package, according to the present invention.
  • FIG. 1D-2 shows a top view of FIG. 1D-1 in which several chips back-bonded to a sacrificial layer and electrically connected thereto prior to the encapsulation step, according to the present invention.
  • FIG. 1G-2 shows a bottom view of a multichip embodiment of FIG. 1G-1 after the sacrificial layer has been removed, according to the present invention.
  • FIGS. 2A through 2E show a side view of an alternate method of manufacturing a semiconductor chip package, according tot he present invention.
  • FIG. 2F shows a top view of a multichip package embodiment of FIG. 2E, according to the present invention.
  • FIG. 3 shows a side view of a chip package having protrusions extending vertically from one side of the package to the other, the protrusions being electrically connected to at least some of the pads, according to the present invention.
  • FIG. 4A shows a side view of a chip package having a separate electronic component above the chip in the encapsulated package, according to the present invention.
  • FIG. 4B shows a side view of a chip package having a second semiconductor chip back bonded to the first chip such that the chip contacts of both chips and the pads may be interconnected, according to the present invention.
  • FIGS. 5A through 5H show a side view of an alternate method of manufacturing a semiconductor chip package, according to the present invention.
  • FIGS. 5I and 5J show a side view of alternate embodiments of the pad/post structure shown in FIGS. 5A through 5H, according to the present invention.
  • FIGS. 6A-1 through 6 F- 1 show a side view of an alternate method of manufacturing a semiconductor package having vias extending from one side of the package to the other, according to the present invention.
  • FIG. 6A-2 shows a top view of FIG. 6A-1, according to the present invention.
  • FIG. 6B-2 shows a top view of FIG. 6B-1, according to the present invention.
  • FIG. 6F-2 shows a bottom view of FIG. 6F-1, according to the present invention.
  • FIGS. 7A through 7E show a side view of an alternate method of manufacturing a semiconductor chip up to the encapsulation step, according to the present invention.
  • FIGS. 7F-1 and 7 G- 1 show a first method of finishing the chip package shown in FIG. 7E, according to the present invention.
  • FIGS. 7F-2 and 7 G- 2 show a second method of finishing the chip package shown in FIG. 7E, according to the present invention.
  • FIGS. 1A-G show a process for manufacturing inexpensive semiconductor chip packages, according to the present invention.
  • FIG. 1A shows a side view of a sacrificial layer 100 having a first surface 101 and a second surface 102 .
  • the sacrificial layer 100 may be comprised of a conductive metallic material, a polymer material or a combination of both a conductive metallic material and a polymer material. Examples of possible sacrificial layer materials include aluminum, copper, steel, iron, bronze, brass, polyimide, polyetherimide, fluropolymer and alloys and combinations thereof.
  • the sacrificial layer is comprised of a sheet of aluminum having an approximate substantially uniform thickness of about 100-200 microns; although, the sacrificial sheet could be thicker or thinner in some embodiments.
  • a plurality of pads 110 are selectively formed, typically by an electroplating operation, so that the pads 110 are disposed on and attached to the first surface 101 of the sacrificial layer 100 .
  • the pads 110 are arranged on the first surface 101 of the sacrificial layer 100 so as to define a central region 114 between the pads of a particular package group.
  • the pads may be arranged in single rows around the central region 114 or may be arranged in multiple rows in a substantially grid array arrangement, an example of which is shown in FIG. 1D-2.
  • the pads 100 in this embodiment are comprised of a first layer of copper 111 and a second layer of gold 112 .
  • the pads 110 are not critical so long as a good electrical connection can be made thereto. In some embodiments, the pads may resemble posts. Other examples of permissible pad materials include copper, nickel, gold, rhodium, platinum, silver and alloys and combinations thereof.
  • the pads 110 are all of the same height from the sacrificial layer 100 . However, for higher pin count packages or for other reasons, the pads 110 may not all be of the same height from the sacrificial layer 100 .
  • Taller pads 110 can be used in outside rows of pads to ensure that the electrical connections between the contacts and the inner pads do not electrically short with the connections between the contacts and the outer pads. This can be useful in cases where the chip contacts are finely spaced or where the contacts are arranged in an area array on the face surface 121 of the chip 100 , an example of which is shown in FIG. 1D-2.
  • a back surface 122 of a semiconductor chip 120 (or several chips) is next coupled to the sacrificial layer 100 so that the contact bearing, face surface 121 of the chip 120 faces away from the sacrificial layer 100 .
  • This arrangement is commonly referred to as “back bonding” a semiconductor chip.
  • Any suitable coupling agent 135 can be used for such back bonding.
  • a thermally conductive die attach adhesive is used so that when a heat sink is attached, as described below, there is a more direct thermal path to draw heat away from the chip during thermal cycling. Examples of such preferable adhesive materials include silver filled epoxy, tin-lead solder, boron-nitride, aluminum filled silicone, alumina and copper filled epoxy, among others.
  • FIG. 1D-1 shows a top view of FIG. 1D-1.
  • the assembly including the first surface 101 of the sacrificial layer 100 , the pads 110 , the chip 120 and the electrical connections, is next encapsulated (or over-molded) by a flowable, curable dielectric material, as by convention semiconductor molding technology, as shown in FIG. 1 E.
  • the dielectric material is typically comprised of filled or unfilled standard thermoset or thermo plastic resins as used in the industry, such as epoxy resin, silicone resin or other plastic encapsulating material. The dielectric material is then fully cured.
  • the sacrificial layer 100 is next removed, as shown in FIG. 1 F.
  • the sacrificial layer is removed, using an etching operation, so as to expose the bottom surface 113 of the pads 110 .
  • the step of removing the sacrificial layer 100 also exposes the thermally conductive die attach adhesive 135 .
  • the sacrificial layer may be more selectively removed to provide added features on the bottom of the finished package, such as taller pads 110 which protrude from the bottom of the package, and/or a heat sink disposed beneath and protruding from the bottom of the bottom of the finished package and attached to the back surface 122 of the chip.
  • FIG. 1G-1 the individual packaged chips 150 are “diced” or separated from each other.
  • the exposed bottom surfaces 113 of the pads 110 may be attached to respective bond pads on the PWB.
  • One method of making such an attachment is to connect solder balls to the bottom surface 113 of the pads 110 .
  • the solder balls are typically comprised of a combination of tin and lead and may further coat a solid metal ball such that the solder balls are non-collapsing.
  • FIG. 1G-2 shows a bottom view of a multichip module embodiment of the invention in which the packages are diced so that more than one chip 120 is included in the resulting package.
  • FIG. 1G-2 could also be the top view of the undiced packages, as shown in FIG. 1 F. While the above process is shown and described in an embodiment that packages more than one chip simultaneously, the process could also be used to package an individual chip if desired.
  • the sacrificial layer is comprised of a dielectric polymer sheet 100 ′ having a conductive layer 101 ′, typically a thin layer of copper, on one surface of the sacrificial layer 100 ′, as shown in FIG. 2 A.
  • An array of conductive pads 110 ′ are next photo-lithographically defined by etching away undesired sections of the conductive layer 101 ′ so that the pads 110 ′ define a central region 114 ′ therebetween.
  • a central conductive region 115 ′ may also be defined by the pad-forming lithographic process, as shown in FIG. 2B.
  • a back surface 122 ′ of a semiconductor chip 120 ′ is then bonded to the conductive region 115 ′ through the use of the thermally conductive die attach adhesive 135 ′, as discussed in reference to FIG. 1 .
  • the chip contacts (not shown) on the exposed face surface 121 ′ of the chip 120 ′ are then electrically connected to respective pads 110 ′ by wirebonding wires 130 ′ therebetween.
  • the elements are next encapsulated in FIG. 2D using a suitable liquid encapsulant for the application and the encapsulant is cured. Portions of the polymer sheet 100 ′ are then removed, as by chemically etching or laser ablation operations, so that the pads 110 ′ and central conductive region 115 ′ are exposed.
  • a multichip package may include chips of different sizes which perform different functions.
  • the addition of dielectric, polymer sheet 100 ′ allows this multi-chip module to have conductive paths 118 ′ interconnecting at least some of the pads 110 ′ within the multichip module thereby allowing signals to be transferred between the chips. It should be noted that if a wiring layer, such as is described in this multichip embodiment, is not needed or desired, the entire polymer sheet 100 ′ may simply be removed by chemically dissolving the sheet leaving the pads and the central conductive region exposed.
  • FIG. 3 shows a still further embodiment of a packaged chip, similar to the packaged chips shown in FIG. 1G-1.
  • a conductive protrusion 116 ′ is electrically connected to a respective pad 110 ′ and extends to the top surface 155 ′ of the finished package 150 ′ so that a top surface 117 ′ of the protrusion 116 ′ is exposed.
  • This arrangement allows the bottom surface 113 ′ of the pads 110 ′ to be soldered to a supporting substrate (such as a PWB) while allowing another electronic component and/or semiconductor chip to be electrically connected to the packaged chip 150 ′ via the exposed top surface 117 ′ of the protrusions 116 ′; thus, creating a chip stacking technique.
  • the protrusions may extend from every pad; however, typically they will extend from less than all of the pads.
  • FIG. 4A shows a side view of a microelectronic component 170 ′′ which is attached to the chip 120 ′′.
  • the contacts on such a microelectronic component may be electrically connected between respective contacts on the chip 120 ′′ and/or may be connected to respective pads 110 ′′.
  • the microelectronic component is a second semiconductor chip 170 ′′′, as shown in FIG. 4B, the back surface of the second chip 170 ′′′ will be back-bonded to the face surface of the first chip 120 ′′′ and the contacts on the second chip may be electrically connected to the contacts on the first chip 120 ′′′ and/or to respective pads 110 ′′′.
  • the pads 110 ′′′ themselves may also be electrically interconnected.
  • FIGS. 5A-H the pads described above may have a more “rivet-like” shape.
  • FIG. 5A shows a sacrificial layer, as earlier described, having a first surface 201 and a second surface 202 .
  • FIG. 5B a plurality of cavities 203 are removed from the first surface 201 of the sacrificial layer 200 .
  • an etchable layer is used for the sacrificial layer so that the cavities 203 may simply be etched into the sacrificial layer 200 in the form desired.
  • a second photo-imageable dielectric layer 204 such as standard photo-resist, is disposed on top of the first surface 201 of the sacrificial layer 200 and apertures 205 are developed and removed using standard photo-lithographic techniques so as to control the creation and placement of the cavities.
  • Conductive pads 210 are next plated into the cavities 203 and apertures 205 so as to create the rivet-like pads 210 , as shown in FIG. 5 C. These pads 210 have a bottom bump flange 213 adjacent to the sacrificial layer 200 and integrally attached to a post pad 211 such that the post pad protrudes from the bump flange 213 . A second bump flange 212 is integrally attached to the opposite end of the post pad 211 . Both bump flanges 212 / 213 have flange areas which extend beyond the diameter of the post pad 211 .
  • FIGS. 5I-5J show alternate cross-sectional pad configurations, according to the present invention. In the embodiment shown in FIG.
  • the pad is comprised of the bottom bump flange 213 ′ adjacent sacrificial layer 200 ′ and the post pad 211 ′.
  • the bump flanges 212 ′′ and 213 ′′ extending from post 211 ′′ are more squared off at the edges when compared to the rounded/oval bump flanges shown the other figures.
  • Bump flange 213 ′′ is adjacent sacrificial layer 200 ′′.
  • Other shape bump flanges may also be used.
  • FIG. 5D the photo-imageable layer 204 is removed leaving the pads 210 such that the pads within a particular group define a central region therebetween.
  • a chip 220 is next back-bonded to the first surface of the sacrificial layer 200 using a thermally conductive die attach adhesive 235 , as described in the previous embodiment.
  • FIG. 5E shows electrical connections 230 interconnecting the chip contacts (not shown) on the face surface 221 of the chip 220 and the pads 210 .
  • the electrical connections 230 are made by using a wirebonder to stitch bond both ends of the wire to the pad 210 and the chip contacts.
  • the stitch bonds create a low profile electrical connection between the contacts and the pads which, in turn, allows the finished package to be thinner.
  • the pads 210 , chip 220 , and wires 230 are then encapsulated in a dielectric material 240 , as described above in reference to FIG. 1 and further shown in FIG. 5 F.
  • the sacrificial layer is next etched away to expose the bottom bump flange 213 , as shown in FIG. 2 G.
  • the packaged chips are then diced into either individual packaged chips or packaged multi-chip modules, as shown in FIG. 5 H.
  • FIGS. 6A-6F show another stackable chip arrangement.
  • FIG. 6A-1 shows a side view in which a dielectric base material layer 305 is disposed on a top surface 302 of a sacrificial layer 300 .
  • the base material 305 is preferably comprised of a dielectric sheet-like layer, such as polyimide. Typically, the base material 305 is laminated onto the sacrificial layer 300 .
  • Conductive pads 310 are disposed on the base material 305 . The pads 310 may be plated on the base material 305 prior or subsequent to the base material's attachment to the sacrificial layer 300 .
  • FIG. 6A-2 shows a top plan view of FIG. 6A-1. The pads 310 in FIG.
  • FIG. 6A-2 has bonding sites 315 and via sites 316 .
  • the pads 310 further define a central cavity 314 .
  • a semiconductor chip 320 is then back-bonded to the first surface 302 of the sacrificial layer 300 within the central cavity.
  • the chip contacts (not shown) are next electrically connected to respective bonding sites 315 on the pads 310 .
  • the contacts are wire-bonded using wires 330 to the respective bonding sites 315 .
  • FIG. 6B-2 shows a top plan view of FIG. 6B-1.
  • a curable, liquid encapsulant 340 next encapsulates the chip, pads and wires and is cured, as described above.
  • a second conductive sacrificial layer 345 is then disposed on the exposed surface of the encapsulant 340 .
  • the second sacrificial layer 345 is typically laminated onto the encapsulant 340 .
  • apertures 350 are next drilled through the cured dielectric material such that the aperture side walls extend through the package from a top surface to a bottom surface thereby creating a via through at least some of the conductive pads 310 at the via sites 316 .
  • FIG. 6D apertures 350 are next drilled through the cured dielectric material such that the aperture side walls extend through the package from a top surface to a bottom surface thereby creating a via through at least some of the conductive pads 310 at the via sites 316 .
  • the side walls 355 of the apertures 350 are next plated with a conductive metal 360 so that a conductive path is created from one side of the aperture to the next extending completely through the package.
  • the conductive metal 360 typically terminates on either side of the aperture 350 in flange portions 365 .
  • the shape and size of the flange portions are controlled through standard photo-lithographic means in which a dielectric photo-resist 363 is applied to the second sacrificial layer and developed so that the flange area may be removed therefrom.
  • the photo-resist also allows the selective plating of a thermally conductive metal layer 368 on the second surface 301 of the first sacrificial layer 300 .
  • the first sacrificial layer 300 and the second sacrificial layer 345 are both etched such that only the portions under the flange portions 365 and the metal layer 368 remain.
  • the second sacrificial layer 345 could be selectively etched and used either as a ground/power layer or a wiring layer.
  • the flange portions 365 and metal layer 368 are made of a material which is resistant to the etching solution used to etch the sacrificial layers.
  • the plated conductive vias are next filled with conductive material 370 , such as solder or metal filled epoxy, so that the conductive material 370 protrudes from the bottom of the vias 371 and at the top of the vias 372 .
  • conductive material 370 such as solder or metal filled epoxy
  • This arrangement allows the bottom of the via to be electrically connected to a PWB while also allowing the top of the via 372 to be connected to another chip package as in a vertical chip stacking arrangement.
  • the metal layer may be connected to a heat sink in the PWB so that heat may be directed away from the chip during operation.
  • first sacrificial layer 300 and the metal layer 368 may also serve the function of stretching any solder connections between the package and the PWB in order to obtain solder columns which are more able to withstand the expansion and contraction of the package/PWB during thermal cycling of the chip 320 .
  • FIGS. 7A-7G A still further embodiment of the present invention is shown in FIGS. 7A-7G.
  • a sacrificial sheet 400 comprised of copper is first provided.
  • gold is selectively electroplated onto the first surface 401 of the sacrificial sheet 400 so as to define pad regions 410 and a central conductive region 415 positioned between the pad regions 410 , as shown in FIG. 7 B.
  • the second surface 402 of the sacrificial sheet 400 is then covered with a photo-resist 418 , as shown in FIG. 7C, and the first surface 401 of the sacrificial sheet 400 is etched.
  • the etchant used should etch the sacrificial sheet more readily than it etches the gold pads/central region.
  • Cupric chloride is one such etchant which might be used if the sacrificial sheet is comprised of copper.
  • the controlled etching process causes the pads 410 and central region 415 to protrude from the surface of the sacrificial sheet 400 .
  • a semiconductor chip 420 is next back bonded to the central region 415 and the chip contacts (not shown) on the exposed surface of the chip 420 are electrically connected to respective pads 410 using a wirebonding machine to attach the wires 430 therebetween.
  • a gold region 450 is selectively electroplated on the exposed surface of the sacrificial sheet 400 and the sheet is etched so that only the pads 410 and the central region 415 remain.
  • the central region protrudes from the bottom of the package allowing it to be more easily attached to a PWB to provide a direct heat path away from the chip during operation of the device.
  • the protruding central region 415 may also provide a method to stretch the solder balls attaching the exposed pads 410 to the PWB into solder columns so that they are more able to withstand the differential expansion and contraction of the package/PWB during operation of the device.
  • the sacrificial sheet 400 is etched such that the pads 410 and the central region 415 are planar with respect to the bottom of the package.
  • the device may then be electrically connected to a PWB through the pads 410 and thermally connected to the PWB through the central region 415 .
  • the pads 410 may be etched during the sacrificial sheet etching step to create a cavity feature within each pad. These cavities may be used to facilitate solder ball placement on the pads 410 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A microelectronic assembly includes a microelectronic element having a front face including contacts and a back surface remote therefrom, and a mass of a dielectric material at least partially encapsulating the microelectronic element so that the encapsulated microelectronic element forms a body having exterior surfaces, whereby the back surface of the microelectronic element is exposed at an exterior surface of the body. The microelectronic assembly also includes conductive units secured to the mass of dielectric material, the units including bottom flange portions overlying a surface of the body, top flange portions remote from the bottom flange portions and posts extending from the flange portions into the body, the bottom and top flange portions having larger cross-sectional dimensions than the posts, and conductive elements extending through the mass of dielectric material, the conductive elements electrically interconnecting the contacts with the conductive units.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
The present application is a division of U.S. patent application Ser. No. 09/085,352 filed May 27, 1998, now U.S. Pat. No. 6,093,584 which in turn is a continuation of U.S. patent application Ser. No. 08/634,464 filed Apr. 18, 1996, now U.S. Pat. No. 6,001,671 the disclosures of which are hereby incorporated by reference herein.
FIELD OF THE INVENTION
The present invention generally relates to microelectronic assemblies, and more specifically it relates to semiconductor chip packages.
BACKGROUND OF THE INVENTION
The semiconductor chip packaging industry is a highly competitive business in which the packaging companies are waging an ongoing battle to reduce the costs associated with packaging their own chips and, many times, the chips owned by other parties. New technologies are constantly being investigated in order to reduce the packaging cost while producing packaging structures and processes which produce similar or superior results. Further, there is on-going pressure from the electronic industry to reduce the internal impedances of semiconductor packages so that the semiconductor makers may increase the speed of their chips without experiencing significant signal degradation thereby decreasing the processing and/or response time a user of a finished electronic product will encounter when requesting the electronic product to perform a given task. Further still, the electronic industry requires that the chips are packaged in smaller and smaller form factors so that the packaged chips take up less space on a supporting circuitized substrate (such as a printed wiring board, “PWB”). It is also important that the thickness dimension of the packaged chips is reduced so that the same operational circuitry may be fit into a smaller area thereby allowing for more portability (size, weight, etc.) for the resulting finished electronic product and/or allowing for an increase in a product's processing power without also increasing its size. As the packaged chips are made smaller and placed closer and closer together on the PWB, the chips will produce more heat and will receive more heat from the adjacent chips. It is therefore also very important to provide a direct thermal path to facilitate the removal of heat from the packaged chips.
In response to industry concerns, pin grid array (“PGA”) products, in which relatively large conductive pins attach the circuitry in a particular semiconductor package to the circuitry on the PWB, and other such large packaging conventions have been used less frequently in favor of smaller packaging conventions, such as ball grid array (“BGA”) packages. In BGA packages, the aforementioned pins are typically replaced by solder balls thereby reducing the height of the packages from the PWB, reducing the area needed to package chips and further allowing for more elegant packaging solutions. The solder balls on a BGA device are generally either disposed in regular grid-like patterns, substantially covering the face surface of the packaged chip (commonly referred to as an “area array”) or in elongated rows extending parallel to and adjacent each edge of the front surface of the packaged chip.
BGA and even smaller chip scale packaging (“CSP”) technology refer to a large range of semiconductor packages which typically use interconnection processes such as wirebonding, beam lead, tape automated bonding (“TAB”) or the like as an intermediate connection step to interconnect the chip contacts to the exposed package terminals. This results in a testable device prior to mechanical attachment to the bond pads on supporting substrate. The BGA/CSP packaged chips are then typically interconnected on a PWB using standard tin-lead solder connections.
Certain packaging designs have nicely met the above stated industry concerns. An example of such a design is shown in U.S. Pat. Nos. 5,148,265 and 5,148,266, the disclosures of which are incorporated herein by reference. In one embodiment, these patents disclose the use of a chip carrier in combination with a compliant layer to provide a cost efficient, low profile CSP.
Despite these and other efforts in the art, still further improvements in interconnection technology would be desirable.
SUMMARY OF THE INVENTION
The present inventive methods solve the aforementioned problems.
In one embodiment of the present invention, a method of making a semiconductor chip package includes the steps of first providing a sacrificial layer. A array of conductive pads or posts are next selectively formed on top of a first surface of the sacrificial layer so that a central region is defined by and is positioned between the pads. A back surface of a semiconductor chip is next attached to the sacrificial layer within the central region so that the contact bearing (or active) surface of the chip faces away from the sacrificial layer. Typically, the chip is attached to the sacrificial layer using a thermally conductive die attach adhesive. The chip contacts are next electrically connected to respective pads using a wirebonding machine to connect a conductive wire therebetween. A curable, dielectric liquid encapsulant is then deposited on the first surface of the sacrificial layer such that the pads, wires and semiconductor chip are all encapsulated. The encapsulant is then cured into a self-supporting form. Typically, a mold is placed on top of the first surface of the sacrificial layer prior to depositing the encapsulant so that the exterior of the package (the encapsulant) may be formed into a desired shape after the encapsulant is injected into the mold and is cured. At least a portion of the sacrificial layer is then removed to expose the bottom surface of the pads and the to provide a direct thermal path to the chip. In some embodiments, the entire sacrificial layer is removed leaving the cured encapsulant and the die attach adhesive as the bottom of the package. Many chips may be packaged simultaneously thereby allowing this process to create individual packaged chips or may be used to create multichip modules after the dicing operation which selectively separates the packaged chips.
In a further embodiment of the present invention, a dielectric polymer sheet may be disposed between the sacrificial layer and the pads such that conductive traces may interconnect the pads and thus the chips in a multichip embodiment.
In a further embodiment of the present invention, the sacrificial layer may be selectively etched on a first surface such that conductive pads protrude therefrom. The back surface of the chip is next attached between the pads in a central region defined by the pads. The chip contacts are wirebonded to respective pads and encapsulant is deposited such that it encapsulates the chip, the wires and the pads. The sacrificial layer is then etched from the exposed side so that each of the pads and the back surface of the chip may be accessed directly.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A through 1G-1 show a side view of a method of manufacturing a semiconductor chip package, according to the present invention.
FIG. 1D-2 shows a top view of FIG. 1D-1 in which several chips back-bonded to a sacrificial layer and electrically connected thereto prior to the encapsulation step, according to the present invention.
FIG. 1G-2 shows a bottom view of a multichip embodiment of FIG. 1G-1 after the sacrificial layer has been removed, according to the present invention.
FIGS. 2A through 2E show a side view of an alternate method of manufacturing a semiconductor chip package, according tot he present invention.
FIG. 2F shows a top view of a multichip package embodiment of FIG. 2E, according to the present invention.
FIG. 3 shows a side view of a chip package having protrusions extending vertically from one side of the package to the other, the protrusions being electrically connected to at least some of the pads, according to the present invention.
FIG. 4A shows a side view of a chip package having a separate electronic component above the chip in the encapsulated package, according to the present invention.
FIG. 4B shows a side view of a chip package having a second semiconductor chip back bonded to the first chip such that the chip contacts of both chips and the pads may be interconnected, according to the present invention.
FIGS. 5A through 5H show a side view of an alternate method of manufacturing a semiconductor chip package, according to the present invention.
FIGS. 5I and 5J show a side view of alternate embodiments of the pad/post structure shown in FIGS. 5A through 5H, according to the present invention.
FIGS. 6A-1 through 6F-1 show a side view of an alternate method of manufacturing a semiconductor package having vias extending from one side of the package to the other, according to the present invention.
FIG. 6A-2 shows a top view of FIG. 6A-1, according to the present invention.
FIG. 6B-2 shows a top view of FIG. 6B-1, according to the present invention.
FIG. 6F-2 shows a bottom view of FIG. 6F-1, according to the present invention.
FIGS. 7A through 7E show a side view of an alternate method of manufacturing a semiconductor chip up to the encapsulation step, according to the present invention.
FIGS. 7F-1 and 7G-1 show a first method of finishing the chip package shown in FIG. 7E, according to the present invention.
FIGS. 7F-2 and 7G-2 show a second method of finishing the chip package shown in FIG. 7E, according to the present invention.
DESCRIPTION OF A PREFERRED EMBODIMENT
FIGS. 1A-G show a process for manufacturing inexpensive semiconductor chip packages, according to the present invention. FIG. 1A shows a side view of a sacrificial layer 100 having a first surface 101 and a second surface 102. The sacrificial layer 100 may be comprised of a conductive metallic material, a polymer material or a combination of both a conductive metallic material and a polymer material. Examples of possible sacrificial layer materials include aluminum, copper, steel, iron, bronze, brass, polyimide, polyetherimide, fluropolymer and alloys and combinations thereof. In FIG. 1A, the sacrificial layer is comprised of a sheet of aluminum having an approximate substantially uniform thickness of about 100-200 microns; although, the sacrificial sheet could be thicker or thinner in some embodiments.
In FIG. 1B, a plurality of pads 110 are selectively formed, typically by an electroplating operation, so that the pads 110 are disposed on and attached to the first surface 101 of the sacrificial layer 100. The pads 110 are arranged on the first surface 101 of the sacrificial layer 100 so as to define a central region 114 between the pads of a particular package group. The pads may be arranged in single rows around the central region 114 or may be arranged in multiple rows in a substantially grid array arrangement, an example of which is shown in FIG. 1D-2. The pads 100 in this embodiment are comprised of a first layer of copper 111 and a second layer of gold 112. Typically, there is also a center barrier layer (not shown) of nickel to ensure that the copper and gold layers do not diffuse into one another. The gold layer 112 facilitates a bond which is made by the electrical connection to the chip contacts, as described in more detail below. The height of the pads 110 is not critical so long as a good electrical connection can be made thereto. In some embodiments, the pads may resemble posts. Other examples of permissible pad materials include copper, nickel, gold, rhodium, platinum, silver and alloys and combinations thereof. Typically, in a low pin count package, the pads 110 are all of the same height from the sacrificial layer 100. However, for higher pin count packages or for other reasons, the pads 110 may not all be of the same height from the sacrificial layer 100. Taller pads 110 can be used in outside rows of pads to ensure that the electrical connections between the contacts and the inner pads do not electrically short with the connections between the contacts and the outer pads. This can be useful in cases where the chip contacts are finely spaced or where the contacts are arranged in an area array on the face surface 121 of the chip 100, an example of which is shown in FIG. 1D-2.
As shown in FIG. 1C, a back surface 122 of a semiconductor chip 120 (or several chips) is next coupled to the sacrificial layer 100 so that the contact bearing, face surface 121 of the chip 120 faces away from the sacrificial layer 100. This arrangement is commonly referred to as “back bonding” a semiconductor chip. Any suitable coupling agent 135 can be used for such back bonding. Preferably, a thermally conductive die attach adhesive is used so that when a heat sink is attached, as described below, there is a more direct thermal path to draw heat away from the chip during thermal cycling. Examples of such preferable adhesive materials include silver filled epoxy, tin-lead solder, boron-nitride, aluminum filled silicone, alumina and copper filled epoxy, among others.
Next, the chip contacts (not shown) on the face surface 121 of the chip 120 are each electrically connected to a respective pad 110 by wirebonding the one to the other, as shown in FIG. 1D-1. The wirebonded connection 130 could take the form of a ball bond/stitch (or wedge) bond combination , as shown, or the wire could be stitch bonded to both the chip contacts and the pads 110. Further other conventions could be used to interconnect the chip contacts and the pads, such as TAB leads, electroformed beam leads, etc. FIG. 1D-2 shows a top view of FIG. 1D-1.
The assembly, including the first surface 101 of the sacrificial layer 100, the pads 110, the chip 120 and the electrical connections, is next encapsulated (or over-molded) by a flowable, curable dielectric material, as by convention semiconductor molding technology, as shown in FIG. 1E. The dielectric material is typically comprised of filled or unfilled standard thermoset or thermo plastic resins as used in the industry, such as epoxy resin, silicone resin or other plastic encapsulating material. The dielectric material is then fully cured.
The sacrificial layer 100 is next removed, as shown in FIG. 1F. Here, the sacrificial layer is removed, using an etching operation, so as to expose the bottom surface 113 of the pads 110. The step of removing the sacrificial layer 100 also exposes the thermally conductive die attach adhesive 135. If desired, the sacrificial layer may be more selectively removed to provide added features on the bottom of the finished package, such as taller pads 110 which protrude from the bottom of the package, and/or a heat sink disposed beneath and protruding from the bottom of the bottom of the finished package and attached to the back surface 122 of the chip.
In FIG. 1G-1, the individual packaged chips 150 are “diced” or separated from each other. At this point, the exposed bottom surfaces 113 of the pads 110 may be attached to respective bond pads on the PWB. One method of making such an attachment is to connect solder balls to the bottom surface 113 of the pads 110. The solder balls are typically comprised of a combination of tin and lead and may further coat a solid metal ball such that the solder balls are non-collapsing. FIG. 1G-2 shows a bottom view of a multichip module embodiment of the invention in which the packages are diced so that more than one chip 120 is included in the resulting package. FIG. 1G-2 could also be the top view of the undiced packages, as shown in FIG. 1F. While the above process is shown and described in an embodiment that packages more than one chip simultaneously, the process could also be used to package an individual chip if desired.
In an alternative method of manufacture shown in FIGS. 2A-E, the sacrificial layer is comprised of a dielectric polymer sheet 100′ having a conductive layer 101′, typically a thin layer of copper, on one surface of the sacrificial layer 100′, as shown in FIG. 2A. An array of conductive pads 110′ are next photo-lithographically defined by etching away undesired sections of the conductive layer 101′ so that the pads 110′ define a central region 114′ therebetween. Within the central region 114′, a central conductive region 115′ may also be defined by the pad-forming lithographic process, as shown in FIG. 2B. A back surface 122′ of a semiconductor chip 120′ is then bonded to the conductive region 115′ through the use of the thermally conductive die attach adhesive 135′, as discussed in reference to FIG. 1. The chip contacts (not shown) on the exposed face surface 121′ of the chip 120′ are then electrically connected to respective pads 110′ by wirebonding wires 130′ therebetween. As discussed above, the elements are next encapsulated in FIG. 2D using a suitable liquid encapsulant for the application and the encapsulant is cured. Portions of the polymer sheet 100′ are then removed, as by chemically etching or laser ablation operations, so that the pads 110′ and central conductive region 115′ are exposed. The packages may then be diced into either individual packages or multichip packages and connected to a PWB with conventional solder. Typically, the central region 115′ is connected to the PWB in such a way that heat is drawn away from the chip into the PWB during operation of the package. As shown in the top plan view of FIG. 2F, a multichip package may include chips of different sizes which perform different functions. The addition of dielectric, polymer sheet 100′ allows this multi-chip module to have conductive paths 118′ interconnecting at least some of the pads 110′ within the multichip module thereby allowing signals to be transferred between the chips. It should be noted that if a wiring layer, such as is described in this multichip embodiment, is not needed or desired, the entire polymer sheet 100′ may simply be removed by chemically dissolving the sheet leaving the pads and the central conductive region exposed.
FIG. 3 shows a still further embodiment of a packaged chip, similar to the packaged chips shown in FIG. 1G-1. In FIG. 3, however, a conductive protrusion 116′ is electrically connected to a respective pad 110′ and extends to the top surface 155′ of the finished package 150′ so that a top surface 117′ of the protrusion 116′ is exposed. This arrangement allows the bottom surface 113′ of the pads 110′ to be soldered to a supporting substrate (such as a PWB) while allowing another electronic component and/or semiconductor chip to be electrically connected to the packaged chip 150′ via the exposed top surface 117′ of the protrusions 116′; thus, creating a chip stacking technique. The protrusions may extend from every pad; however, typically they will extend from less than all of the pads.
In a further embodiment, FIG. 4A shows a side view of a microelectronic component 170″ which is attached to the chip 120″. The contacts on such a microelectronic component may be electrically connected between respective contacts on the chip 120″ and/or may be connected to respective pads 110″. Where the microelectronic component is a second semiconductor chip 170′″, as shown in FIG. 4B, the back surface of the second chip 170′″ will be back-bonded to the face surface of the first chip 120′″ and the contacts on the second chip may be electrically connected to the contacts on the first chip 120′″ and/or to respective pads 110′″. The pads 110′″ themselves may also be electrically interconnected.
In a further alternative embodiment of the present invention, shown by FIGS. 5A-H, the pads described above may have a more “rivet-like” shape. FIG. 5A shows a sacrificial layer, as earlier described, having a first surface 201 and a second surface 202. In FIG. 5B, a plurality of cavities 203 are removed from the first surface 201 of the sacrificial layer 200. Desirably, an etchable layer is used for the sacrificial layer so that the cavities 203 may simply be etched into the sacrificial layer 200 in the form desired. A second photo-imageable dielectric layer 204, such as standard photo-resist, is disposed on top of the first surface 201 of the sacrificial layer 200 and apertures 205 are developed and removed using standard photo-lithographic techniques so as to control the creation and placement of the cavities.
Conductive pads 210 are next plated into the cavities 203 and apertures 205 so as to create the rivet-like pads 210, as shown in FIG. 5C. These pads 210 have a bottom bump flange 213 adjacent to the sacrificial layer 200 and integrally attached to a post pad 211 such that the post pad protrudes from the bump flange 213. A second bump flange 212 is integrally attached to the opposite end of the post pad 211. Both bump flanges 212/213 have flange areas which extend beyond the diameter of the post pad 211. FIGS. 5I-5J show alternate cross-sectional pad configurations, according to the present invention. In the embodiment shown in FIG. 5I, the pad is comprised of the bottom bump flange 213′ adjacent sacrificial layer 200′ and the post pad 211′. In FIG. 5J, the bump flanges 212″ and 213″ extending from post 211″ are more squared off at the edges when compared to the rounded/oval bump flanges shown the other figures. Bump flange 213″ is adjacent sacrificial layer 200″. Other shape bump flanges may also be used.
In FIG. 5D, the photo-imageable layer 204 is removed leaving the pads 210 such that the pads within a particular group define a central region therebetween. A chip 220 is next back-bonded to the first surface of the sacrificial layer 200 using a thermally conductive die attach adhesive 235, as described in the previous embodiment. FIG. 5E shows electrical connections 230 interconnecting the chip contacts (not shown) on the face surface 221 of the chip 220 and the pads 210. The electrical connections 230 are made by using a wirebonder to stitch bond both ends of the wire to the pad 210 and the chip contacts. The stitch bonds create a low profile electrical connection between the contacts and the pads which, in turn, allows the finished package to be thinner. The pads 210, chip 220, and wires 230 are then encapsulated in a dielectric material 240, as described above in reference to FIG. 1 and further shown in FIG. 5F. The sacrificial layer is next etched away to expose the bottom bump flange 213, as shown in FIG. 2G. The packaged chips are then diced into either individual packaged chips or packaged multi-chip modules, as shown in FIG. 5H.
In a still further embodiment, FIGS. 6A-6F show another stackable chip arrangement. FIG. 6A-1 shows a side view in which a dielectric base material layer 305 is disposed on a top surface 302 of a sacrificial layer 300. The base material 305 is preferably comprised of a dielectric sheet-like layer, such as polyimide. Typically, the base material 305 is laminated onto the sacrificial layer 300. Conductive pads 310 are disposed on the base material 305. The pads 310 may be plated on the base material 305 prior or subsequent to the base material's attachment to the sacrificial layer 300. FIG. 6A-2 shows a top plan view of FIG. 6A-1. The pads 310 in FIG. 6A-2 have bonding sites 315 and via sites 316. The pads 310 further define a central cavity 314. As shown in FIG. 6B-1, a semiconductor chip 320 is then back-bonded to the first surface 302 of the sacrificial layer 300 within the central cavity. The chip contacts (not shown) are next electrically connected to respective bonding sites 315 on the pads 310. Typically, the contacts are wire-bonded using wires 330 to the respective bonding sites 315. FIG. 6B-2 shows a top plan view of FIG. 6B-1.
As shown in FIG. 6C, a curable, liquid encapsulant 340 next encapsulates the chip, pads and wires and is cured, as described above. A second conductive sacrificial layer 345 is then disposed on the exposed surface of the encapsulant 340. The second sacrificial layer 345 is typically laminated onto the encapsulant 340. As shown in FIG. 6D, apertures 350 are next drilled through the cured dielectric material such that the aperture side walls extend through the package from a top surface to a bottom surface thereby creating a via through at least some of the conductive pads 310 at the via sites 316. As shown in FIG. 6E, the side walls 355 of the apertures 350 are next plated with a conductive metal 360 so that a conductive path is created from one side of the aperture to the next extending completely through the package. The conductive metal 360 typically terminates on either side of the aperture 350 in flange portions 365. The shape and size of the flange portions are controlled through standard photo-lithographic means in which a dielectric photo-resist 363 is applied to the second sacrificial layer and developed so that the flange area may be removed therefrom. The photo-resist also allows the selective plating of a thermally conductive metal layer 368 on the second surface 301 of the first sacrificial layer 300.
As shown in FIGS. 6F-1 and 6F-2, the first sacrificial layer 300 and the second sacrificial layer 345 are both etched such that only the portions under the flange portions 365 and the metal layer 368 remain. Alternately, the second sacrificial layer 345 could be selectively etched and used either as a ground/power layer or a wiring layer. The flange portions 365 and metal layer 368 are made of a material which is resistant to the etching solution used to etch the sacrificial layers. The plated conductive vias are next filled with conductive material 370, such as solder or metal filled epoxy, so that the conductive material 370 protrudes from the bottom of the vias 371 and at the top of the vias 372. This arrangement allows the bottom of the via to be electrically connected to a PWB while also allowing the top of the via 372 to be connected to another chip package as in a vertical chip stacking arrangement. The metal layer may be connected to a heat sink in the PWB so that heat may be directed away from the chip during operation. If the combination of the first sacrificial layer 300 and the metal layer 368 are thick enough, they may also serve the function of stretching any solder connections between the package and the PWB in order to obtain solder columns which are more able to withstand the expansion and contraction of the package/PWB during thermal cycling of the chip 320.
A still further embodiment of the present invention is shown in FIGS. 7A-7G. In FIG. 7A, a sacrificial sheet 400 comprised of copper is first provided. Next, gold is selectively electroplated onto the first surface 401 of the sacrificial sheet 400 so as to define pad regions 410 and a central conductive region 415 positioned between the pad regions 410, as shown in FIG. 7B. The second surface 402 of the sacrificial sheet 400 is then covered with a photo-resist 418, as shown in FIG. 7C, and the first surface 401 of the sacrificial sheet 400 is etched. The etchant used should etch the sacrificial sheet more readily than it etches the gold pads/central region. Cupric chloride is one such etchant which might be used if the sacrificial sheet is comprised of copper. The controlled etching process causes the pads 410 and central region 415 to protrude from the surface of the sacrificial sheet 400. One skilled in the art will appreciate that other materials may be used for the sacrificial sheet 400 and pads/central region 410/415 to achieve the same results. As shown in FIG. 7D, a semiconductor chip 420 is next back bonded to the central region 415 and the chip contacts (not shown) on the exposed surface of the chip 420 are electrically connected to respective pads 410 using a wirebonding machine to attach the wires 430 therebetween. The next step in the process, shown in FIG. 7E, includes encapsulating the elements of the chip package with a suitable curable, liquid encapsulant 440 and subsequently curing the encapsulant 440.
At this point, one of two different paths can be followed. First, as shown in FIGS. 7F-1 and 7G-1, a gold region 450 is selectively electroplated on the exposed surface of the sacrificial sheet 400 and the sheet is etched so that only the pads 410 and the central region 415 remain. In this case, the central region protrudes from the bottom of the package allowing it to be more easily attached to a PWB to provide a direct heat path away from the chip during operation of the device. The protruding central region 415 may also provide a method to stretch the solder balls attaching the exposed pads 410 to the PWB into solder columns so that they are more able to withstand the differential expansion and contraction of the package/PWB during operation of the device. With the second path, as shown in FIGS. 7F-2 and 7G-2, the sacrificial sheet 400 is etched such that the pads 410 and the central region 415 are planar with respect to the bottom of the package. The device may then be electrically connected to a PWB through the pads 410 and thermally connected to the PWB through the central region 415. In an alternate embodiment, the pads 410 may be etched during the sacrificial sheet etching step to create a cavity feature within each pad. These cavities may be used to facilitate solder ball placement on the pads 410.
Having fully described several embodiments of the present invention, it will be apparent to those of ordinary skill in the art that numerous alternatives and equivalents exist which do not depart from the invention set forth above. It is therefore to be understood that the present invention is not to be limited by the foregoing description, but only by the appended claims.

Claims (9)

What is claimed is:
1. A microelectronic assembly comprising:
a microelectronic element having a front face including contacts and a back surface remote therefrom;
a mass of a dielectric material at least partially encapsulating said microelectronic element so that said encapsulated microelectronic element forms a body having exterior surfaces;
wherein said back surface of said microelectronic element is exposed at an exterior surface of said body;
conductive units secured to said mass of dielectric material; said units including bottom flange portions overlying a surface of the body and posts extending from said flange portions into said body, said bottom flange portions having larger cross-sectional dimensions than said posts;
wherein said conductive units further include top flange portions remote from said bottom flange portions, said top flange portions having larger cross-sectional dimensions than said posts; and
conductive elements extending through said mass of dielectric material and electrically interconnecting said contacts with said conductive units.
2. The assembly as claimed in claim 1, further comprising a thermally conductive material attached to said back surface of said microelectronic element, said thermally conductive material being exposed at an exterior surface of said body.
3. The assembly as claimed in claim 1, wherein said conductive units are rivet-shaped.
4. The assembly as claimed in claim 3, wherein said bottom and top flange portions have rounded exterior surfaces.
5. The assembly as claimed in claim 3, wherein said top and bottom flange portions have substantially flat exterior surfaces.
6. An assembly as claimed in claim 1, wherein said conductive elements are connected to said top flange portion of said units.
7. The assembly as claimed in claim 6, wherein said bottom flange portions of said conductive units protrude from said dielectric material.
8. The assembly as claimed in claim 7, wherein said top flange portions are embedded in said dielectric material.
9. The package as claimed in claim 1, wherein at least two of said conductive units are electrically interconnected with one another.
US09/409,205 1996-04-18 1999-09-30 Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer Expired - Lifetime US6294830B1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US09/409,205 US6294830B1 (en) 1996-04-18 1999-09-30 Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer
US09/732,821 US6821821B2 (en) 1996-04-18 2000-12-08 Methods for manufacturing resistors using a sacrificial layer
US09/784,965 US20010005044A1 (en) 1996-04-18 2001-02-16 Microelectronic assemblies having exposed conductive terminals and methods therefor
US09/950,761 US6856235B2 (en) 1996-04-18 2001-09-12 Methods for manufacturing resistors using a sacrificial layer
US10/827,860 US7165316B2 (en) 1996-04-18 2004-04-20 Methods for manufacturing resistors using a sacrificial layer
US10/881,594 US7091820B2 (en) 1996-04-18 2004-06-30 Methods for manufacturing resistors using a sacrificial layer

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/634,464 US6001671A (en) 1996-04-18 1996-04-18 Methods for manufacturing a semiconductor package having a sacrificial layer
US09/085,352 US6093584A (en) 1996-04-18 1998-05-27 Method for encapsulating a semiconductor package having apertures through a sacrificial layer and contact pads
US09/409,205 US6294830B1 (en) 1996-04-18 1999-09-30 Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/085,352 Division US6093584A (en) 1996-04-18 1998-05-27 Method for encapsulating a semiconductor package having apertures through a sacrificial layer and contact pads

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US09/732,821 Continuation-In-Part US6821821B2 (en) 1996-04-18 2000-12-08 Methods for manufacturing resistors using a sacrificial layer
US09/784,965 Continuation US20010005044A1 (en) 1996-04-18 2001-02-16 Microelectronic assemblies having exposed conductive terminals and methods therefor

Publications (1)

Publication Number Publication Date
US6294830B1 true US6294830B1 (en) 2001-09-25

Family

ID=24543898

Family Applications (4)

Application Number Title Priority Date Filing Date
US08/634,464 Expired - Lifetime US6001671A (en) 1996-04-18 1996-04-18 Methods for manufacturing a semiconductor package having a sacrificial layer
US09/085,352 Expired - Lifetime US6093584A (en) 1996-04-18 1998-05-27 Method for encapsulating a semiconductor package having apertures through a sacrificial layer and contact pads
US09/409,205 Expired - Lifetime US6294830B1 (en) 1996-04-18 1999-09-30 Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer
US09/784,965 Abandoned US20010005044A1 (en) 1996-04-18 2001-02-16 Microelectronic assemblies having exposed conductive terminals and methods therefor

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08/634,464 Expired - Lifetime US6001671A (en) 1996-04-18 1996-04-18 Methods for manufacturing a semiconductor package having a sacrificial layer
US09/085,352 Expired - Lifetime US6093584A (en) 1996-04-18 1998-05-27 Method for encapsulating a semiconductor package having apertures through a sacrificial layer and contact pads

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/784,965 Abandoned US20010005044A1 (en) 1996-04-18 2001-02-16 Microelectronic assemblies having exposed conductive terminals and methods therefor

Country Status (3)

Country Link
US (4) US6001671A (en)
AU (1) AU2734997A (en)
WO (1) WO1997039482A1 (en)

Cited By (168)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010003049A1 (en) * 1996-07-12 2001-06-07 Norio Fukasawa Method and mold for manufacturing semiconductor device, semiconductor device, and method for mounting the device
US20010008305A1 (en) * 1998-06-10 2001-07-19 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6429508B1 (en) 2000-08-09 2002-08-06 Kostat Semiconductor Co., Ltd. Semiconductor package having implantable conductive lands and method for manufacturing the same
US20020105061A1 (en) * 2001-02-08 2002-08-08 Shunichi Abe Semiconductor device and manufacturing method thereof
US6437429B1 (en) * 2001-05-11 2002-08-20 Walsin Advanced Electronics Ltd Semiconductor package with metal pads
US20020119603A1 (en) * 1997-03-10 2002-08-29 Takayuki Tani Semiconductor device and method of manufacturing same
US20020168796A1 (en) * 2001-05-11 2002-11-14 Hitachi, Ltd. Manufacturing method of a semiconductor device
US6534849B1 (en) * 2000-08-09 2003-03-18 Kostat Semiconductor Co., Ltd. Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same
US6562660B1 (en) * 2000-03-08 2003-05-13 Sanyo Electric Co., Ltd. Method of manufacturing the circuit device and circuit device
US20030143781A1 (en) * 2002-01-31 2003-07-31 Mclellan Neil Robert Encapsulated integrated circuit package and method of manufacturing an integrated circuit package
US6605866B1 (en) * 1999-12-16 2003-08-12 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
WO2003069665A1 (en) * 2002-01-31 2003-08-21 Asat Limited Method of manufacturing an encapsulated integrated circuit package
US20030164554A1 (en) * 2001-08-06 2003-09-04 Fee Setho Sing Quad flat no lead (QFN) grid array package, method of making and memory module and computer system including same
US6635957B2 (en) * 1998-06-10 2003-10-21 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US20030234454A1 (en) * 2002-06-24 2003-12-25 Serafin Pedron Integrated circuit package and method of manufacturing the integrated circuit package
US6700188B2 (en) * 2000-02-29 2004-03-02 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package having concave die pad and/or connections pads
US6734552B2 (en) 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package
US20040104043A1 (en) * 2002-09-27 2004-06-03 Noriyasu Sakai Circuit device and method of manufacturing the same
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US20040150086A1 (en) * 1999-10-15 2004-08-05 Lee Tae Heon Semiconductor package having reduced thickness
US6777789B1 (en) 2001-03-20 2004-08-17 Amkor Technology, Inc. Mounting for a package containing a chip
US20040178483A1 (en) * 2003-03-12 2004-09-16 Cheng-Ho Hsu Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
US20040194294A1 (en) * 1996-04-18 2004-10-07 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US6818976B2 (en) * 2001-07-19 2004-11-16 Samsung Electronics Co., Ltd. Bumped chip carrier package using lead frame
US20040262742A1 (en) * 1994-07-07 2004-12-30 Tessera, Inc. Semiconductor package with heat sink
US20050006737A1 (en) * 2002-04-29 2005-01-13 Shafidul Islam Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US6846704B2 (en) 2001-03-27 2005-01-25 Amkor Technology, Inc. Semiconductor package and method for manufacturing the same
US6872661B1 (en) 1998-06-10 2005-03-29 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US6873032B1 (en) 2001-04-04 2005-03-29 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US6873041B1 (en) 2001-11-07 2005-03-29 Amkor Technology, Inc. Power semiconductor package with strap
US6876068B1 (en) 2002-09-09 2005-04-05 Amkor Technology, Inc Semiconductor package with increased number of input and output pins
US6879034B1 (en) 2003-05-01 2005-04-12 Amkor Technology, Inc. Semiconductor package including low temperature co-fired ceramic substrate
US6881611B1 (en) * 1996-07-12 2005-04-19 Fujitsu Limited Method and mold for manufacturing semiconductor device, semiconductor device and method for mounting the device
WO2005041295A2 (en) * 2003-10-15 2005-05-06 Infineon Technologies Ag Semiconductor module provided with contacts extending through the housing
US6893900B1 (en) 1998-06-24 2005-05-17 Amkor Technology, Inc. Method of making an integrated circuit package
US6897550B1 (en) 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US6919620B1 (en) 2002-09-17 2005-07-19 Amkor Technology, Inc. Compact flash memory card with clamshell leadframe
US6921967B2 (en) 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
US6933604B2 (en) * 2000-10-05 2005-08-23 Sanyo Electric Co., Ltd. Semiconductor device, semiconductor module and hard disk
US6946324B1 (en) 1998-06-10 2005-09-20 Asat Ltd. Process for fabricating a leadless plastic chip carrier
US6953988B2 (en) 2000-03-25 2005-10-11 Amkor Technology, Inc. Semiconductor package
US6965159B1 (en) 2001-09-19 2005-11-15 Amkor Technology, Inc. Reinforced lead-frame assembly for interconnecting circuits within a circuit module
US6965157B1 (en) 1999-11-09 2005-11-15 Amkor Technology, Inc. Semiconductor package with exposed die pad and body-locking leadframe
US6967395B1 (en) 2001-03-20 2005-11-22 Amkor Technology, Inc. Mounting for a package containing a chip
US20060001130A1 (en) * 2002-09-25 2006-01-05 Shafidul Islam Taped lead frames and methods of making and using the same in semiconductor packaging
US7001799B1 (en) 2003-03-13 2006-02-21 Amkor Technology, Inc. Method of making a leadframe for semiconductor devices
US7005326B1 (en) 1998-06-24 2006-02-28 Amkor Technology, Inc. Method of making an integrated circuit package
US7008825B1 (en) 2003-05-27 2006-03-07 Amkor Technology, Inc. Leadframe strip having enhanced testability
US7009286B1 (en) 2004-01-15 2006-03-07 Asat Ltd. Thin leadless plastic chip carrier
US7015072B2 (en) 2001-07-11 2006-03-21 Asat Limited Method of manufacturing an enhanced thermal dissipation integrated circuit package
US7030474B1 (en) 1998-06-24 2006-04-18 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US7045883B1 (en) 2001-04-04 2006-05-16 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7045882B2 (en) 2000-12-29 2006-05-16 Amkor Technology, Inc. Semiconductor package including flip chip
US20060102694A1 (en) * 2004-11-13 2006-05-18 Stats Chippac Ltd. Semiconductor system with fine pitch lead fingers
US20060113665A1 (en) * 2004-11-12 2006-06-01 Chippac, Inc Wire bond interconnection
US7057268B1 (en) 2004-01-27 2006-06-06 Amkor Technology, Inc. Cavity case with clip/plug for use on multi-media card
US7057280B2 (en) 1998-11-20 2006-06-06 Amkor Technology, Inc. Leadframe having lead locks to secure leads to encapsulant
US7064009B1 (en) 2001-04-04 2006-06-20 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7071541B1 (en) 1998-06-24 2006-07-04 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US20060154403A1 (en) * 2005-01-12 2006-07-13 Mclellan Neil Thin array plastic package without die attach pad and process for fabricating the same
US20060175717A1 (en) * 2000-10-23 2006-08-10 Rohm Co., Ltd. Semiconductor device and method of making the same
US7091581B1 (en) 2004-06-14 2006-08-15 Asat Limited Integrated circuit package and process for fabricating the same
US7091594B1 (en) 2004-01-28 2006-08-15 Amkor Technology, Inc. Leadframe type semiconductor package having reduced inductance and its manufacturing method
US7095103B1 (en) 2003-05-01 2006-08-22 Amkor Technology, Inc. Leadframe based memory card
US7102208B1 (en) 1999-10-15 2006-09-05 Amkor Technology, Inc. Leadframe and semiconductor package with improved solder joint strength
US7112474B1 (en) 1998-06-24 2006-09-26 Amkor Technology, Inc. Method of making an integrated circuit package
US7138707B1 (en) 2003-10-21 2006-11-21 Amkor Technology, Inc. Semiconductor package including leads and conductive posts for providing increased functionality
US7144517B1 (en) 2003-11-07 2006-12-05 Amkor Technology, Inc. Manufacturing method for leadframe and for semiconductor package using the leadframe
US7170150B2 (en) 2001-03-27 2007-01-30 Amkor Technology, Inc. Lead frame for semiconductor package
US7183630B1 (en) 2002-04-15 2007-02-27 Amkor Technology, Inc. Lead frame with plated end leads
US20070052076A1 (en) * 2002-04-29 2007-03-08 Ramos Mary J Partially Patterned Lead Frames and Methods of Making and Using the Same in Semiconductor Packaging
US7190062B1 (en) 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package
US7192807B1 (en) 2002-11-08 2007-03-20 Amkor Technology, Inc. Wafer level package and fabrication method
US7202554B1 (en) 2004-08-19 2007-04-10 Amkor Technology, Inc. Semiconductor package and its manufacturing method
US7211879B1 (en) 2003-11-12 2007-05-01 Amkor Technology, Inc. Semiconductor package with chamfered corners and method of manufacturing the same
US7217991B1 (en) 2004-10-22 2007-05-15 Amkor Technology, Inc. Fan-in leadframe semiconductor package
US20070108609A1 (en) * 2001-07-19 2007-05-17 Samsung Electronics Co., Ltd. Bumped chip carrier package using lead frame and method for manufacturing the same
US7226811B1 (en) 1998-06-10 2007-06-05 Asat Ltd. Process for fabricating a leadless plastic chip carrier
US7245007B1 (en) 2003-09-18 2007-07-17 Amkor Technology, Inc. Exposed lead interposer leadframe package
US7247526B1 (en) 1998-06-10 2007-07-24 Asat Ltd. Process for fabricating an integrated circuit package
US7253503B1 (en) 1999-11-05 2007-08-07 Amkor Technology, Inc. Integrated circuit device packages and substrates for making the packages
US7270867B1 (en) 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier
US7271032B1 (en) 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US20070246842A1 (en) * 2006-04-20 2007-10-25 Shinko Electric Industries Co., Ltd. Semiconductor device, electronic apparatus and semiconductor device fabricating method
US20070273043A1 (en) * 2004-11-12 2007-11-29 Stats Chippac, Ltd. Wire Bonding Structure and Method that Eliminates Special Wire Bondable Finish and Reduces Bonding Pitch on Substrates
US7332375B1 (en) 1998-06-24 2008-02-19 Amkor Technology, Inc. Method of making an integrated circuit package
US7344920B1 (en) 2005-07-15 2008-03-18 Asat Ltd. Integrated circuit package and method for fabricating same
US7361533B1 (en) 2002-11-08 2008-04-22 Amkor Technology, Inc. Stacked embedded leadframe
US7411289B1 (en) 2004-06-14 2008-08-12 Asat Ltd. Integrated circuit package with partially exposed contact pads and process for fabricating the same
US7410830B1 (en) 2005-09-26 2008-08-12 Asat Ltd Leadless plastic chip carrier and method of fabricating same
US20080203588A1 (en) * 2007-02-28 2008-08-28 Hess Kevin J Packaged integrated circuit
US20080258278A1 (en) * 2002-04-29 2008-10-23 Mary Jean Ramos Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20090016036A1 (en) * 2007-07-13 2009-01-15 Wong Shaw Fong Conductor reinforcement for circuit boards
US7482690B1 (en) 1998-06-10 2009-01-27 Asat Ltd. Electronic components such as thin array plastic packages and process for fabricating same
US7485952B1 (en) 2001-09-19 2009-02-03 Amkor Technology, Inc. Drop resistant bumpers for fully molded memory cards
US20090032932A1 (en) * 2007-08-03 2009-02-05 Byung Tai Do Integrated circuit packaging system for fine pitch substrates
US7507603B1 (en) 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7535085B2 (en) 1999-10-15 2009-05-19 Amkor Technology, Inc. Semiconductor package having improved adhesiveness and ground bonding
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
JP2009530870A (en) * 2006-03-20 2009-08-27 マイクロン テクノロジー， インク． Carrierless chip package for integrated circuit devices and method of making the same
US7595225B1 (en) 2004-10-05 2009-09-29 Chun Ho Fan Leadless plastic chip carrier with contact standoff
US7598598B1 (en) 2003-02-05 2009-10-06 Amkor Technology, Inc. Offset etched corner leads for semiconductor package
US7687899B1 (en) 2007-08-07 2010-03-30 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US7687893B2 (en) 2006-12-27 2010-03-30 Amkor Technology, Inc. Semiconductor package having leadframe with exposed anchor pads
US7723852B1 (en) 2008-01-21 2010-05-25 Amkor Technology, Inc. Stacked semiconductor package and method of making same
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US7732914B1 (en) 2002-09-03 2010-06-08 Mclellan Neil Cavity-type integrated circuit package
US7768135B1 (en) 2008-04-17 2010-08-03 Amkor Technology, Inc. Semiconductor package with fast power-up cycle and method of making same
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US7808084B1 (en) 2008-05-06 2010-10-05 Amkor Technology, Inc. Semiconductor package with half-etched locking features
US7829990B1 (en) 2007-01-18 2010-11-09 Amkor Technology, Inc. Stackable semiconductor package including laminate interposer
US7847386B1 (en) 2007-11-05 2010-12-07 Amkor Technology, Inc. Reduced size stacked semiconductor package and method of making the same
US7847392B1 (en) 2008-09-30 2010-12-07 Amkor Technology, Inc. Semiconductor device including leadframe with increased I/O
US20100320589A1 (en) * 2009-06-19 2010-12-23 Zigmund Ramirez Camacho Integrated circuit packaging system with bumps and method of manufacture thereof
US7875963B1 (en) 2008-11-21 2011-01-25 Amkor Technology, Inc. Semiconductor device including leadframe having power bars and increased I/O
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7934313B1 (en) * 2009-12-28 2011-05-03 Siliconware Precision Industries Co., Ltd. Package structure fabrication method
US20110111562A1 (en) * 2002-04-29 2011-05-12 San Antonio Romarico S Partially Patterned Lead Frames and Methods of Making and Using the Same in Semiconductor Packaging
US7956453B1 (en) 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US7960818B1 (en) 2009-03-04 2011-06-14 Amkor Technology, Inc. Conformal shield on punch QFN semiconductor package
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US7977774B2 (en) 2007-07-10 2011-07-12 Amkor Technology, Inc. Fusion quad flat semiconductor package
US7982297B1 (en) 2007-03-06 2011-07-19 Amkor Technology, Inc. Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
US7982298B1 (en) 2008-12-03 2011-07-19 Amkor Technology, Inc. Package in package semiconductor device
US7989933B1 (en) 2008-10-06 2011-08-02 Amkor Technology, Inc. Increased I/O leadframe and semiconductor device including same
US8008758B1 (en) 2008-10-27 2011-08-30 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe
US8026589B1 (en) 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US8058715B1 (en) 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8067821B1 (en) 2008-04-10 2011-11-29 Amkor Technology, Inc. Flat semiconductor package with half package molding
US8072050B1 (en) 2008-11-18 2011-12-06 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including passive device
US8089145B1 (en) 2008-11-17 2012-01-03 Amkor Technology, Inc. Semiconductor device including increased capacity leadframe
US8089159B1 (en) 2007-10-03 2012-01-03 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making the same
US8125064B1 (en) 2008-07-28 2012-02-28 Amkor Technology, Inc. Increased I/O semiconductor package and method of making same
US8184453B1 (en) 2008-07-31 2012-05-22 Amkor Technology, Inc. Increased capacity semiconductor package
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8318287B1 (en) 1998-06-24 2012-11-27 Amkor Technology, Inc. Integrated circuit package and method of making the same
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8330270B1 (en) 1998-06-10 2012-12-11 Utac Hong Kong Limited Integrated circuit package having a plurality of spaced apart pad portions
US20120326288A1 (en) * 2011-06-23 2012-12-27 Freescale Semiconductor, Inc Method of assembling semiconductor device
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US20130069222A1 (en) * 2011-09-16 2013-03-21 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a Reconfigured Stackable Wafer Level Package with Vertical Interconnect
US8410585B2 (en) 2000-04-27 2013-04-02 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487420B1 (en) 2008-12-08 2013-07-16 Amkor Technology, Inc. Package in package semiconductor device with film over wire
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8519517B2 (en) 2004-11-13 2013-08-27 Stats Chippac Ltd. Semiconductor system with fine pitch lead fingers and method of manufacturing thereof
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US8575742B1 (en) 2009-04-06 2013-11-05 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including power bars
US20130334687A1 (en) * 2012-06-04 2013-12-19 Rohm Co., Ltd. Semiconductor device
US8648450B1 (en) 2011-01-27 2014-02-11 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands
US8674485B1 (en) 2010-12-08 2014-03-18 Amkor Technology, Inc. Semiconductor device including leadframe with downsets
US8680656B1 (en) 2009-01-05 2014-03-25 Amkor Technology, Inc. Leadframe structure for concentrated photovoltaic receiver package
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9184118B2 (en) 2013-05-02 2015-11-10 Amkor Technology Inc. Micro lead frame structure having reinforcing portions and method
US9184148B2 (en) 2013-10-24 2015-11-10 Amkor Technology, Inc. Semiconductor package and method therefor
CN101383302B (en) * 2007-06-27 2015-11-25 星科金朋有限公司 There is the integrated circuit package system of overhanging connection stack
US20160225743A1 (en) * 2015-02-04 2016-08-04 SK Hynix Inc. Package-on-package type stack package and method for manufacturing the same
US9631481B1 (en) 2011-01-27 2017-04-25 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands and method
US9673122B2 (en) 2014-05-02 2017-06-06 Amkor Technology, Inc. Micro lead frame structure having reinforcing portions and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US9704725B1 (en) 2012-03-06 2017-07-11 Amkor Technology, Inc. Semiconductor device with leadframe configured to facilitate reduced burr formation
US10811341B2 (en) 2009-01-05 2020-10-20 Amkor Technology Singapore Holding Pte Ltd. Semiconductor device with through-mold via

Families Citing this family (327)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6361959B1 (en) 1994-07-07 2002-03-26 Tessera, Inc. Microelectronic unit forming methods and materials
US6848173B2 (en) * 1994-07-07 2005-02-01 Tessera, Inc. Microelectric packages having deformed bonded leads and methods therefor
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
JP3207738B2 (en) * 1996-01-15 2001-09-10 株式会社東芝 Resin-sealed semiconductor device and method of manufacturing the same
US6001671A (en) * 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
DE19642378C2 (en) * 1996-10-14 2000-06-08 Fraunhofer Ges Forschung Contactless chip card
US6583444B2 (en) * 1997-02-18 2003-06-24 Tessera, Inc. Semiconductor packages having light-sensitive chips
US6787389B1 (en) * 1997-10-09 2004-09-07 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having pads for connecting a semiconducting element to a mother board
JP3481444B2 (en) * 1998-01-14 2003-12-22 シャープ株式会社 Semiconductor device and manufacturing method thereof
US6574858B1 (en) 1998-02-13 2003-06-10 Micron Technology, Inc. Method of manufacturing a chip package
KR100266693B1 (en) * 1998-05-30 2000-09-15 김영환 Stackable ball grid array semiconductor package and fabrication method thereof
US6585905B1 (en) * 1998-06-10 2003-07-01 Asat Ltd. Leadless plastic chip carrier with partial etch die attach pad
US7049177B1 (en) 2004-01-28 2006-05-23 Asat Ltd. Leadless plastic chip carrier with standoff contacts and die attach pad
US6498099B1 (en) * 1998-06-10 2002-12-24 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6294100B1 (en) 1998-06-10 2001-09-25 Asat Ltd Exposed die leadless plastic chip carrier
US6137173A (en) * 1998-06-30 2000-10-24 Intel Corporation Preventing backside analysis of an integrated circuit
US6281568B1 (en) 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
WO2000025359A1 (en) * 1998-10-27 2000-05-04 Mci Computer Gmbh Method for manufacturing an ic component
US8021976B2 (en) 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
TW434850B (en) * 1998-12-31 2001-05-16 World Wiser Electronics Inc Packaging equipment and method for integrated circuit
JP3897478B2 (en) * 1999-03-31 2007-03-22 松下電器産業株式会社 Apparatus for manufacturing resin-encapsulated semiconductor device and method for manufacturing the same
JP4362163B2 (en) * 1999-04-06 2009-11-11 富士通マイクロエレクトロニクス株式会社 Manufacturing method of semiconductor device
NL1011929C2 (en) * 1999-04-29 2000-10-31 3P Licensing Bv Method for encapsulating electronic components, in particular integrated circuits.
JP3575001B2 (en) 1999-05-07 2004-10-06 アムコー テクノロジー コリア インコーポレーティド Semiconductor package and manufacturing method thereof
US6579748B1 (en) * 1999-05-18 2003-06-17 Sanyu Rec Co., Ltd. Fabrication method of an electronic component
JP3398721B2 (en) 1999-05-20 2003-04-21 アムコー テクノロジー コリア インコーポレーティド Semiconductor package and manufacturing method thereof
US7382142B2 (en) 2000-05-23 2008-06-03 Nanonexus, Inc. High density interconnect system having rapid fabrication cycle
US6812718B1 (en) 1999-05-27 2004-11-02 Nanonexus, Inc. Massively parallel interface for electronic circuits
US7349223B2 (en) 2000-05-23 2008-03-25 Nanonexus, Inc. Enhanced compliant probe card systems having improved planarity
US7247035B2 (en) 2000-06-20 2007-07-24 Nanonexus, Inc. Enhanced stress metal spring contactor
JP2001077301A (en) 1999-08-24 2001-03-23 Amkor Technology Korea Inc Semiconductor package and its manufacturing method
US20020100165A1 (en) 2000-02-14 2002-08-01 Amkor Technology, Inc. Method of forming an integrated circuit device package using a temporary substrate
JP2001068586A (en) * 1999-08-25 2001-03-16 Fujitsu Ltd Semiconductor device
US6451627B1 (en) * 1999-09-07 2002-09-17 Motorola, Inc. Semiconductor device and process for manufacturing and packaging a semiconductor device
US20040038451A1 (en) * 1999-10-06 2004-02-26 Hawks Douglas A. Method suitable for forming a microelectronic device package
KR100526844B1 (en) * 1999-10-15 2005-11-08 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
US6700185B1 (en) * 1999-11-10 2004-03-02 Hitachi Chemical Co., Ltd. Adhesive film for semiconductor, lead frame and semiconductor device using the same, and method for manufacturing semiconductor device
US6476478B1 (en) 1999-11-12 2002-11-05 Amkor Technology, Inc. Cavity semiconductor package with exposed leads and die pad
US6333252B1 (en) * 2000-01-05 2001-12-25 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6261864B1 (en) * 2000-01-28 2001-07-17 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
JP3778773B2 (en) * 2000-05-09 2006-05-24 三洋電機株式会社 Plate-shaped body and method for manufacturing semiconductor device
US7173336B2 (en) * 2000-01-31 2007-02-06 Sanyo Electric Co., Ltd. Hybrid integrated circuit device
JP3706533B2 (en) 2000-09-20 2005-10-12 三洋電機株式会社 Semiconductor device and semiconductor module
US7091606B2 (en) * 2000-01-31 2006-08-15 Sanyo Electric Co., Ltd. Circuit device and manufacturing method of circuit device and semiconductor module
US6548328B1 (en) * 2000-01-31 2003-04-15 Sanyo Electric Co., Ltd. Circuit device and manufacturing method of circuit device
US6306685B1 (en) * 2000-02-01 2001-10-23 Advanced Semiconductor Engineering, Inc. Method of molding a bump chip carrier and structure made thereby
KR100559664B1 (en) 2000-03-25 2006-03-10 앰코 테크놀로지 코리아 주식회사 Semiconductor Package
JP3510839B2 (en) * 2000-03-28 2004-03-29 三洋電機株式会社 Semiconductor device and manufacturing method thereof
JP2002016181A (en) * 2000-04-25 2002-01-18 Torex Semiconductor Ltd Semiconductor device, manufacturing method thereof, and electrodeposition frame
JP3510841B2 (en) * 2000-05-09 2004-03-29 三洋電機株式会社 Plate, lead frame, and method of manufacturing semiconductor device
US7247932B1 (en) 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US7579848B2 (en) 2000-05-23 2009-08-25 Nanonexus, Inc. High density interconnect system for IC packages and interconnect assemblies
US7952373B2 (en) 2000-05-23 2011-05-31 Verigy (Singapore) Pte. Ltd. Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies
JP3883784B2 (en) * 2000-05-24 2007-02-21 三洋電機株式会社 Plate-shaped body and method for manufacturing semiconductor device
AU6256601A (en) * 2000-06-02 2001-12-11 Tyco Electronics Amp Gmbh Semiconductor component, electrically conductive structure therefor, and processfor production thereof
TW506236B (en) * 2000-06-09 2002-10-11 Sanyo Electric Co Method for manufacturing an illumination device
TW507482B (en) * 2000-06-09 2002-10-21 Sanyo Electric Co Light emitting device, its manufacturing process, and lighting device using such a light-emitting device
JP2004501517A (en) 2000-06-20 2004-01-15 ナノネクサス　インコーポレイテッド System for testing and packaging integrated circuits
DE10031204A1 (en) * 2000-06-27 2002-01-17 Infineon Technologies Ag System carrier for semiconductor chips and electronic components and manufacturing method for a system carrier and for electronic components
US6452278B1 (en) 2000-06-30 2002-09-17 Amkor Technology, Inc. Low profile package for plural semiconductor dies
US20020064931A1 (en) * 2000-07-03 2002-05-30 E. C. Ong Method and apparatus for applying a protective over-coating to a ball-grid-array (BGA) structure
JP3650001B2 (en) * 2000-07-05 2005-05-18 三洋電機株式会社 Semiconductor device and manufacturing method thereof
JP2002043503A (en) * 2000-07-25 2002-02-08 Nec Kyushu Ltd Semiconductor device
US6624005B1 (en) 2000-09-06 2003-09-23 Amkor Technology, Inc. Semiconductor memory cards and method of making same
CN1265451C (en) * 2000-09-06 2006-07-19 三洋电机株式会社 Semiconductor device and manufactoring method thereof
DE10047135B4 (en) * 2000-09-22 2006-08-24 Infineon Technologies Ag Process for producing a plastic-encased component and plastic-coated component
JP2002118202A (en) * 2000-10-05 2002-04-19 Sanyo Electric Co Ltd Heat dissipation substrate and semiconductor module
TW497371B (en) 2000-10-05 2002-08-01 Sanyo Electric Co Semiconductor device and semiconductor module
US7009297B1 (en) 2000-10-13 2006-03-07 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal particle
US7071089B1 (en) 2000-10-13 2006-07-04 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a carved bumped terminal
US7414319B2 (en) 2000-10-13 2008-08-19 Bridge Semiconductor Corporation Semiconductor chip assembly with metal containment wall and solder terminal
US7262082B1 (en) 2000-10-13 2007-08-28 Bridge Semiconductor Corporation Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture
US7129575B1 (en) 2000-10-13 2006-10-31 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped metal pillar
US6876072B1 (en) 2000-10-13 2005-04-05 Bridge Semiconductor Corporation Semiconductor chip assembly with chip in substrate cavity
US7319265B1 (en) 2000-10-13 2008-01-15 Bridge Semiconductor Corporation Semiconductor chip assembly with precision-formed metal pillar
US6872591B1 (en) 2000-10-13 2005-03-29 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a conductive trace and a substrate
US7075186B1 (en) 2000-10-13 2006-07-11 Bridge Semiconductor Corporation Semiconductor chip assembly with interlocked contact terminal
US7129113B1 (en) 2000-10-13 2006-10-31 Bridge Semiconductor Corporation Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture
US7190080B1 (en) 2000-10-13 2007-03-13 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal pillar
US7094676B1 (en) 2000-10-13 2006-08-22 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal pillar
US7132741B1 (en) 2000-10-13 2006-11-07 Bridge Semiconductor Corporation Semiconductor chip assembly with carved bumped terminal
JP3653460B2 (en) * 2000-10-26 2005-05-25 三洋電機株式会社 Semiconductor module and manufacturing method thereof
US6770959B2 (en) * 2000-12-15 2004-08-03 Silconware Precision Industries Co., Ltd. Semiconductor package without substrate and method of manufacturing same
KR100731007B1 (en) * 2001-01-15 2007-06-22 앰코 테크놀로지 코리아 주식회사 Stacked Semiconductor Packages
KR100394030B1 (en) * 2001-01-15 2003-08-06 앰코 테크놀로지 코리아 주식회사 stack-type semiconductor package
TW473947B (en) * 2001-02-20 2002-01-21 Siliconware Precision Industries Co Ltd Substrate structure of semiconductor packaging article
JP2002270718A (en) * 2001-03-07 2002-09-20 Seiko Epson Corp Wiring board and its manufacturing method, semiconductor device and its manufacturing method, circuit board, and electronic equipment
US6605865B2 (en) 2001-03-19 2003-08-12 Amkor Technology, Inc. Semiconductor package with optimized leadframe bonding strength
JP3609737B2 (en) * 2001-03-22 2005-01-12 三洋電機株式会社 Circuit device manufacturing method
US7498196B2 (en) 2001-03-30 2009-03-03 Megica Corporation Structure and manufacturing method of chip scale package
US6756658B1 (en) 2001-04-06 2004-06-29 Amkor Technology, Inc. Making two lead surface mounting high power microleadframe semiconductor packages
TW530455B (en) 2001-04-19 2003-05-01 Sanyo Electric Co Switch circuit device of compound semiconductor
JP2002336378A (en) 2001-05-17 2002-11-26 Bridgestone Sports Co Ltd Golf ball
DE10128241A1 (en) * 2001-06-11 2002-12-19 Possehl Electronic Gmbh Production of an IC chip component comprises providing a base material layer with a photolacquer, removing the photolacquer, fixing a chip on each chip carrier surface, contacting with connecting contacts, and further processing
US6534338B1 (en) 2001-06-29 2003-03-18 Amkor Technology, Inc. Method for molding semiconductor package having a ceramic substrate
US6657298B1 (en) * 2001-07-18 2003-12-02 Amkor Technology, Inc. Integrated circuit chip package having an internal lead
US6586824B1 (en) * 2001-07-26 2003-07-01 Amkor Technology, Inc. Reduced thickness packaged electronic device
DE10148043A1 (en) * 2001-09-28 2003-01-02 Infineon Technologies Ag Electronic component comprises a plastic housing having islands arranged on the lower side of the housing in a matrix
DE10148042B4 (en) * 2001-09-28 2006-11-09 Infineon Technologies Ag Electronic component with a plastic housing and components of a height-structured metallic system carrier and method for their production
CN1319115C (en) * 2001-10-01 2007-05-30 株式会社半导体能源研究所 System and method for producing combined products
US7006883B2 (en) * 2001-10-10 2006-02-28 Semiconductor Energy Laboratory Co., Ltd. Production system for composite product and production method for manufacturing of same
US6611047B2 (en) 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US7001798B2 (en) * 2001-11-14 2006-02-21 Oki Electric Industry Co., Ltd. Method of manufacturing semiconductor device
TW517361B (en) 2001-12-31 2003-01-11 Megic Corp Chip package structure and its manufacture process
US6673698B1 (en) 2002-01-19 2004-01-06 Megic Corporation Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers
TW503496B (en) 2001-12-31 2002-09-21 Megic Corp Chip packaging structure and manufacturing process of the same
TW544882B (en) * 2001-12-31 2003-08-01 Megic Corp Chip package structure and process thereof
TW584950B (en) 2001-12-31 2004-04-21 Megic Corp Chip packaging structure and process thereof
US6936495B1 (en) 2002-01-09 2005-08-30 Bridge Semiconductor Corporation Method of making an optoelectronic semiconductor package device
US6891276B1 (en) * 2002-01-09 2005-05-10 Bridge Semiconductor Corporation Semiconductor package device
US6989295B1 (en) 2002-01-09 2006-01-24 Bridge Semiconductor Corporation Method of making a semiconductor package device that includes an insulative housing with first and second housing portions
US7190060B1 (en) 2002-01-09 2007-03-13 Bridge Semiconductor Corporation Three-dimensional stacked semiconductor package device with bent and flat leads and method of making same
US6798046B1 (en) 2002-01-22 2004-09-28 Amkor Technology, Inc. Semiconductor package including ring structure connected to leads with vertically downset inner ends
US6737298B2 (en) * 2002-01-23 2004-05-18 St Assembly Test Services Ltd Heat spreader anchoring & grounding method & thermally enhanced PBGA package using the same
US6506632B1 (en) * 2002-02-15 2003-01-14 Unimicron Technology Corp. Method of forming IC package having downward-facing chip cavity
US6885086B1 (en) 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US20030178719A1 (en) * 2002-03-22 2003-09-25 Combs Edward G. Enhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package
US6777265B2 (en) * 2002-04-29 2004-08-17 Advanced Interconnect Technologies Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US6627977B1 (en) 2002-05-09 2003-09-30 Amkor Technology, Inc. Semiconductor package including isolated ring structure
DE10224124A1 (en) * 2002-05-29 2003-12-18 Infineon Technologies Ag Electronic component with external surface contacts and process for its production
US6841414B1 (en) 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
JP3536105B2 (en) * 2002-06-21 2004-06-07 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
DE10228634A1 (en) * 2002-06-26 2004-01-22 Osram Opto Semiconductors Gmbh Surface-mountable miniature luminescence and / or photo diode and process for their production
US6867071B1 (en) 2002-07-12 2005-03-15 Amkor Technology, Inc. Leadframe including corner leads and semiconductor package using same
JP2004063615A (en) * 2002-07-26 2004-02-26 Nitto Denko Corp Semiconductor device, manufacturing method thereof and adhesive sheet for manufacturing the same
DE10252556B3 (en) * 2002-11-08 2004-05-19 Infineon Technologies Ag Production of an electronic component having external contact elements comprises preparing a metal plate having several component positions, forming recesses in one upper side of the plate, and further processing
US7423340B2 (en) * 2003-01-21 2008-09-09 Siliconware Precision Industries Co., Ltd. Semiconductor package free of substrate and fabrication method thereof
US7271493B2 (en) 2003-01-21 2007-09-18 Siliconware Precision Industries Co., Ltd. Semiconductor package free of substrate and fabrication method thereof
TWI241000B (en) * 2003-01-21 2005-10-01 Siliconware Precision Industries Co Ltd Semiconductor package and fabricating method thereof
US6927483B1 (en) 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
DE102004019907A1 (en) * 2003-04-25 2005-01-13 Dr. Johannes Heidenhain Gmbh Positional encoder assembly for use with light sensing electronic, has sensor generating electrical signal based on optical signal, where portion of sensor adjacent to external connector pads are coupled to external connectors
WO2004100255A1 (en) * 2003-04-29 2004-11-18 Semiconductor Components Industries L.L.C. Method of making a low profile packaged semiconductor device
DE10328265A1 (en) * 2003-06-23 2005-01-27 Infineon Technologies Ag Sensor component and use for its production
DE10333465B4 (en) * 2003-07-22 2008-07-24 Infineon Technologies Ag Electronic component with semiconductor chip, method for producing the same and method for producing a semiconductor wafer with contact pads
US20050023682A1 (en) * 2003-07-31 2005-02-03 Morio Nakao High reliability chip scale package
EP1658636B1 (en) * 2003-08-29 2012-01-04 Infineon Technologies AG Chip support of a lead frame for an integrated circuit package
US7033517B1 (en) 2003-09-15 2006-04-25 Asat Ltd. Method of fabricating a leadless plastic chip carrier
US7915085B2 (en) 2003-09-18 2011-03-29 Cree, Inc. Molded chip fabrication method
US7061096B2 (en) * 2003-09-24 2006-06-13 Silicon Pipe, Inc. Multi-surface IC packaging structures and methods for their manufacture
US7462936B2 (en) 2003-10-06 2008-12-09 Tessera, Inc. Formation of circuitry with modification of feature height
US8641913B2 (en) * 2003-10-06 2014-02-04 Tessera, Inc. Fine pitch microcontacts and method for forming thereof
US7495179B2 (en) 2003-10-06 2009-02-24 Tessera, Inc. Components with posts and pads
US7732904B2 (en) * 2003-10-10 2010-06-08 Interconnect Portfolio Llc Multi-surface contact IC packaging structures and assemblies
US7652381B2 (en) * 2003-11-13 2010-01-26 Interconnect Portfolio Llc Interconnect system without through-holes
US7280372B2 (en) * 2003-11-13 2007-10-09 Silicon Pipe Stair step printed circuit board structures for high speed signal transmissions
US7993983B1 (en) 2003-11-17 2011-08-09 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with chip and encapsulant grinding
US7425759B1 (en) 2003-11-20 2008-09-16 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal and filler
US7538415B1 (en) 2003-11-20 2009-05-26 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal, filler and insulative base
US20070145548A1 (en) * 2003-12-22 2007-06-28 Amkor Technology, Inc. Stack-type semiconductor package and manufacturing method thereof
US7709968B2 (en) * 2003-12-30 2010-05-04 Tessera, Inc. Micro pin grid array with pin motion isolation
US8207604B2 (en) * 2003-12-30 2012-06-26 Tessera, Inc. Microelectronic package comprising offset conductive posts on compliant layer
US7122406B1 (en) * 2004-01-02 2006-10-17 Gem Services, Inc. Semiconductor device package diepad having features formed by electroplating
US7278855B2 (en) 2004-02-09 2007-10-09 Silicon Pipe, Inc High speed, direct path, stair-step, electronic connectors with improved signal integrity characteristics and methods for their manufacture
WO2005099331A1 (en) * 2004-03-30 2005-10-20 Matsushita Electric Industrial Co., Ltd. Module component and manufacturing method thereof
DE102004022884B4 (en) * 2004-05-06 2007-07-19 Infineon Technologies Ag Semiconductor device with a rewiring substrate and method of making the same
US7157791B1 (en) 2004-06-11 2007-01-02 Bridge Semiconductor Corporation Semiconductor chip assembly with press-fit ground plane
US7245023B1 (en) 2004-06-11 2007-07-17 Bridge Semiconductor Corporation Semiconductor chip assembly with solder-attached ground plane
JP4751585B2 (en) * 2004-07-12 2011-08-17 三洋電機株式会社 Manufacturing method of semiconductor device
US7135781B2 (en) * 2004-08-10 2006-11-14 Texas Instruments Incorporated Low profile, chip-scale package and method of fabrication
DE102004041889B4 (en) * 2004-08-30 2006-06-29 Infineon Technologies Ag Semiconductor device with stacked semiconductor devices and method for their production
KR100591128B1 (en) * 2004-09-15 2006-06-19 동부일렉트로닉스 주식회사 Semiconductor device and manufacturing method thereof
US7217583B2 (en) * 2004-09-21 2007-05-15 Cree, Inc. Methods of coating semiconductor light emitting elements by evaporating solvent from a suspension
DE102004048203A1 (en) * 2004-09-30 2005-12-29 Infineon Technologies Ag Stackable semiconductor module for electronics packaging has electronic component with vertical opening provided with continuous metallization with layer of soldering paste to connect it to contact of another electronic component
DE102004049654B3 (en) * 2004-10-11 2006-04-13 Infineon Technologies Ag Semiconductor device with plastic housing and method for producing the same
DE102004049663B3 (en) * 2004-10-11 2006-04-13 Infineon Technologies Ag Plastic housing and semiconductor device with such plastic housing and method for producing the same
US7750483B1 (en) 2004-11-10 2010-07-06 Bridge Semiconductor Corporation Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal
US7268421B1 (en) 2004-11-10 2007-09-11 Bridge Semiconductor Corporation Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond
US7446419B1 (en) 2004-11-10 2008-11-04 Bridge Semiconductor Corporation Semiconductor chip assembly with welded metal pillar of stacked metal balls
DE102005006280B4 (en) * 2005-02-10 2006-11-16 Infineon Technologies Ag Semiconductor component with a through-contact by a housing ground and method for producing the same
DE102005006995B4 (en) * 2005-02-15 2008-01-24 Infineon Technologies Ag Semiconductor device with plastic housing and external connections and method for producing the same
JP5001542B2 (en) * 2005-03-17 2012-08-15 日立電線株式会社 Electronic device substrate, method for manufacturing the same, and method for manufacturing the electronic device
US7556984B2 (en) * 2005-06-17 2009-07-07 Boardtek Electronics Corp. Package structure of chip and the package method thereof
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US7609567B2 (en) 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
JP2008544437A (en) 2005-06-24 2008-12-04 メタラム インコーポレイテッド Integrated memory core and memory interface circuit
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US20070013038A1 (en) * 2005-07-13 2007-01-18 Advanced Semiconductor Engineering, Inc. Semiconductor package having pre-plated leads and method of manufacturing the same
US7779776B2 (en) * 2005-07-18 2010-08-24 Tessera, Inc. Polyceramic-coated tool for applying a flowable composition
US7851262B2 (en) * 2005-07-21 2010-12-14 Chipmos Technologies Inc. Manufacturing process for a chip package structure
US7851270B2 (en) * 2005-07-21 2010-12-14 Chipmos Technologies Inc. Manufacturing process for a chip package structure
US7790514B2 (en) * 2005-07-21 2010-09-07 Chipmos Technologies Inc. Manufacturing process for a chip package structure
US20090068797A1 (en) * 2005-07-21 2009-03-12 Chipmos Technologies Inc. Manufacturing process for a quad flat non-leaded chip package structure
US7803667B2 (en) * 2005-07-21 2010-09-28 Chipmos Technologies Inc. Manufacturing process for a quad flat non-leaded chip package structure
US7803666B2 (en) * 2005-07-21 2010-09-28 Chipmos Technologies Inc. Manufacturing process for a Quad Flat Non-leaded chip package structure
US7795079B2 (en) * 2005-07-21 2010-09-14 Chipmos Technologies Inc. Manufacturing process for a quad flat non-leaded chip package structure
KR101303518B1 (en) 2005-09-02 2013-09-03 구글 인코포레이티드 Methods and apparatus of stacking drams
US7378300B2 (en) * 2005-09-22 2008-05-27 Stats Chippac Ltd. Integrated circuit package system
US7947535B2 (en) * 2005-10-22 2011-05-24 Stats Chippac Ltd. Thin package system with external terminals
US7728437B2 (en) * 2005-11-23 2010-06-01 Fairchild Korea Semiconductor, Ltd. Semiconductor package form within an encapsulation
JP2007157940A (en) * 2005-12-02 2007-06-21 Nichia Chem Ind Ltd Light emitting device and method for manufacturing light emitting device
CN103925521A (en) 2005-12-21 2014-07-16 科锐公司 Lighting device
TWI294682B (en) * 2006-02-03 2008-03-11 Siliconware Precision Industries Co Ltd Semiconductor package substrate
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7425464B2 (en) * 2006-03-10 2008-09-16 Freescale Semiconductor, Inc. Semiconductor device packaging
US8969908B2 (en) 2006-04-04 2015-03-03 Cree, Inc. Uniform emission LED package
TWI314774B (en) * 2006-07-11 2009-09-11 Siliconware Precision Industries Co Ltd Semiconductor package and fabrication method thereof
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US7943952B2 (en) * 2006-07-31 2011-05-17 Cree, Inc. Method of uniform phosphor chip coating and LED package fabricated using method
US7569422B2 (en) 2006-08-11 2009-08-04 Megica Corporation Chip package and method for fabricating the same
US7582966B2 (en) 2006-09-06 2009-09-01 Megica Corporation Semiconductor chip and method for fabricating the same
US7662672B2 (en) * 2006-10-13 2010-02-16 Chipmos Technologies (Bermuda) Ltd. Manufacturing process of leadframe-based BGA packages
US7494843B1 (en) 2006-12-26 2009-02-24 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding
US7811863B1 (en) 2006-10-26 2010-10-12 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment
US10295147B2 (en) 2006-11-09 2019-05-21 Cree, Inc. LED array and method for fabricating same
WO2008059301A1 (en) * 2006-11-14 2008-05-22 Infineon Technologies Ag An electronic component and method for its production
US9159888B2 (en) 2007-01-22 2015-10-13 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US8232564B2 (en) * 2007-01-22 2012-07-31 Cree, Inc. Wafer level phosphor coating technique for warm light emitting diodes
US9024349B2 (en) 2007-01-22 2015-05-05 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US9466545B1 (en) 2007-02-21 2016-10-11 Amkor Technology, Inc. Semiconductor package in package
US10505083B2 (en) * 2007-07-11 2019-12-10 Cree, Inc. Coating method utilizing phosphor containment structure and devices fabricated using same
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
EP2637202A3 (en) 2007-09-28 2014-03-12 Tessera, Inc. Flip chip interconnection with etched posts on a microelectronic element joined to etched posts on a substrate by a fusible metal and corresponding manufacturing method
US8167674B2 (en) * 2007-12-14 2012-05-01 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US9041285B2 (en) 2007-12-14 2015-05-26 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US7749809B2 (en) * 2007-12-17 2010-07-06 National Semiconductor Corporation Methods and systems for packaging integrated circuits
US7948066B2 (en) * 2007-12-26 2011-05-24 Stats Chippac Ltd. Integrated circuit package system with lead locking structure
US7993979B2 (en) * 2007-12-26 2011-08-09 Stats Chippac Ltd. Leadless package system having external contacts
US8048781B2 (en) * 2008-01-24 2011-11-01 National Semiconductor Corporation Methods and systems for packaging integrated circuits
US20090230524A1 (en) * 2008-03-14 2009-09-17 Pao-Huei Chang Chien Semiconductor chip package having ground and power regions and manufacturing methods thereof
US8637883B2 (en) 2008-03-19 2014-01-28 Cree, Inc. Low index spacer layer in LED devices
JP4582224B2 (en) * 2008-05-02 2010-11-17 ソニー株式会社 Microbead manufacturing method and microbead
US8375577B2 (en) * 2008-06-04 2013-02-19 National Semiconductor Corporation Method of making foil based semiconductor package
US8240875B2 (en) 2008-06-25 2012-08-14 Cree, Inc. Solid state linear array modules for general illumination
US8134242B2 (en) * 2008-08-04 2012-03-13 Stats Chippac Ltd. Integrated circuit package system with concave terminal
US20100044860A1 (en) * 2008-08-21 2010-02-25 Tessera Interconnect Materials, Inc. Microelectronic substrate or element having conductive pads and metal posts joined thereto using bond layer
US20100044850A1 (en) 2008-08-21 2010-02-25 Advanced Semiconductor Engineering, Inc. Advanced quad flat non-leaded package structure and manufacturing method thereof
US8242616B1 (en) * 2008-08-29 2012-08-14 Renesas Electronics Corporation Method for manufacturing semiconductor device and molded structure
TWI378515B (en) * 2008-11-07 2012-12-01 Chipmos Technoligies Inc Method of fabricating quad flat non-leaded package
CN101740410B (en) * 2008-11-13 2011-10-05 南茂科技股份有限公司 Manufacturing process of chip packaging structure
US7994629B2 (en) * 2008-12-05 2011-08-09 Stats Chippac Ltd. Leadless integrated circuit packaging system and method of manufacture thereof
TWI372454B (en) * 2008-12-09 2012-09-11 Advanced Semiconductor Eng Quad flat non-leaded package and manufacturing method thereof
TWI387015B (en) * 2009-01-15 2013-02-21 Chipmos Technologies Inc Manufacturing process for a chip package structure
US9899349B2 (en) 2009-01-29 2018-02-20 Semiconductor Components Industries, Llc Semiconductor packages and related methods
US10199311B2 (en) 2009-01-29 2019-02-05 Semiconductor Components Industries, Llc Leadless semiconductor packages, leadframes therefor, and methods of making
US10163766B2 (en) 2016-11-21 2018-12-25 Semiconductor Components Industries, Llc Methods of forming leadless semiconductor packages with plated leadframes and wettable flanks
US8071427B2 (en) * 2009-01-29 2011-12-06 Semiconductor Components Industries, Llc Method for manufacturing a semiconductor component and structure therefor
US7986048B2 (en) 2009-02-18 2011-07-26 Stats Chippac Ltd. Package-on-package system with through vias and method of manufacture thereof
US8531022B2 (en) * 2009-03-06 2013-09-10 Atmel Corporation Routable array metal integrated circuit package
EP2248161B1 (en) 2009-03-06 2019-05-01 Kaixin Inc. Leadless integrated circuit package having high density contacts
KR100935854B1 (en) * 2009-09-22 2010-01-08 테세라 리써치 엘엘씨 Microelectronic assembly with impedance controlled wirebond and reference wirebond
KR100950511B1 (en) * 2009-09-22 2010-03-30 테세라 리써치 엘엘씨 Microelectronic assembly with impedance controlled wirebond and conductive reference element
TWI401785B (en) * 2009-03-27 2013-07-11 Chipmos Technologies Inc Stacked multichip package
US8124447B2 (en) 2009-04-10 2012-02-28 Advanced Semiconductor Engineering, Inc. Manufacturing method of advanced quad flat non-leaded package
DE202010017690U1 (en) 2009-06-09 2012-05-29 Google, Inc. Programming dimming terminating resistor values
KR101058621B1 (en) * 2009-07-23 2011-08-22 삼성전기주식회사 Semiconductor package and manufacturing method thereof
US8334584B2 (en) * 2009-09-18 2012-12-18 Stats Chippac Ltd. Integrated circuit packaging system with quad flat no-lead package and method of manufacture thereof
US8502357B2 (en) * 2009-10-01 2013-08-06 Stats Chippac Ltd. Integrated circuit packaging system with shaped lead and method of manufacture thereof
US20110108966A1 (en) * 2009-11-11 2011-05-12 Henry Descalzo Bathan Integrated circuit packaging system with concave trenches and method of manufacture thereof
EP2337068A1 (en) * 2009-12-18 2011-06-22 Nxp B.V. Pre-soldered leadless package
US20110163430A1 (en) * 2010-01-06 2011-07-07 Advanced Semiconductor Engineering, Inc. Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof
JP5232185B2 (en) * 2010-03-05 2013-07-10 株式会社東芝 Manufacturing method of semiconductor device
US8420508B2 (en) * 2010-03-17 2013-04-16 Stats Chippac Ltd. Integrated circuit packaging system with bump contact on package leads and method of manufacture thereof
US8373279B2 (en) * 2010-04-23 2013-02-12 Infineon Technologies Ag Die package
US20110316163A1 (en) * 2010-06-24 2011-12-29 Byung Tai Do Integrated circuit packaging system with molded interconnects and method of manufacture thereof
DE102010031055B4 (en) * 2010-07-07 2023-02-23 Robert Bosch Gmbh Sensor module and method of manufacturing a sensor module
US8330272B2 (en) 2010-07-08 2012-12-11 Tessera, Inc. Microelectronic packages with dual or multiple-etched flip-chip connectors
US10546846B2 (en) 2010-07-23 2020-01-28 Cree, Inc. Light transmission control for masking appearance of solid state light sources
US8580607B2 (en) 2010-07-27 2013-11-12 Tessera, Inc. Microelectronic packages with nanoparticle joining
US8455304B2 (en) 2010-07-30 2013-06-04 Atmel Corporation Routable array metal integrated circuit package fabricated using partial etching process
JP5242644B2 (en) * 2010-08-31 2013-07-24 株式会社東芝 Semiconductor memory device
US20120056228A1 (en) * 2010-09-07 2012-03-08 Phostek, Inc. Led chip modules, method for packaging the led chip modules, and moving fixture thereof
TWI420630B (en) 2010-09-14 2013-12-21 Advanced Semiconductor Eng Semiconductor package structure and semiconductor package process
US8853708B2 (en) 2010-09-16 2014-10-07 Tessera, Inc. Stacked multi-die packages with impedance control
US9136197B2 (en) 2010-09-16 2015-09-15 Tessera, Inc. Impedence controlled packages with metal sheet or 2-layer RDL
US8581377B2 (en) 2010-09-16 2013-11-12 Tessera, Inc. TSOP with impedance control
US8786083B2 (en) 2010-09-16 2014-07-22 Tessera, Inc. Impedance controlled packages with metal sheet or 2-layer RDL
US8222725B2 (en) 2010-09-16 2012-07-17 Tessera, Inc. Metal can impedance control structure
TWI419290B (en) 2010-10-29 2013-12-11 Advanced Semiconductor Eng Quad flat non-leaded package and manufacturing method thereof
US8853558B2 (en) 2010-12-10 2014-10-07 Tessera, Inc. Interconnect structure
US8552536B2 (en) 2010-12-16 2013-10-08 Qualcomm Mems Technologies, Inc. Flexible integrated circuit device layers and processes
US9166126B2 (en) 2011-01-31 2015-10-20 Cree, Inc. Conformally coated light emitting devices and methods for providing the same
US8966747B2 (en) 2011-05-11 2015-03-03 Vlt, Inc. Method of forming an electrical contact
JP2014518455A (en) * 2011-07-03 2014-07-28 イオプレックス リミテッド Lead carrier with thermally melted package components
US8502363B2 (en) 2011-07-06 2013-08-06 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with solder joint enhancement element and related methods
US8674487B2 (en) 2012-03-15 2014-03-18 Advanced Semiconductor Engineering, Inc. Semiconductor packages with lead extensions and related methods
US9653656B2 (en) 2012-03-16 2017-05-16 Advanced Semiconductor Engineering, Inc. LED packages and related methods
US8822274B2 (en) * 2012-10-04 2014-09-02 Texas Instruments Incorporated Packaged IC having printed dielectric adhesive on die pad
US9059379B2 (en) 2012-10-29 2015-06-16 Advanced Semiconductor Engineering, Inc. Light-emitting semiconductor packages and related methods
US9978667B2 (en) 2013-08-07 2018-05-22 Texas Instruments Incorporated Semiconductor package with lead frame and recessed solder terminals
US10665475B2 (en) * 2014-06-11 2020-05-26 Texas Instruments Incorporated Quad flat no lead package and method of making
US20160005679A1 (en) * 2014-07-02 2016-01-07 Nxp B.V. Exposed die quad flat no-leads (qfn) package
JP6453625B2 (en) * 2014-11-27 2019-01-16 新光電気工業株式会社 WIRING BOARD, MANUFACTURING METHOD THEREOF, AND ELECTRONIC COMPONENT DEVICE
US9570381B2 (en) 2015-04-02 2017-02-14 Advanced Semiconductor Engineering, Inc. Semiconductor packages and related manufacturing methods
US10264664B1 (en) 2015-06-04 2019-04-16 Vlt, Inc. Method of electrically interconnecting circuit assemblies
CN106449434B (en) * 2015-06-26 2021-08-10 Pep创新私人有限公司 Semiconductor packaging method, semiconductor package and stacked semiconductor package
US9633971B2 (en) 2015-07-10 2017-04-25 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
US10886250B2 (en) 2015-07-10 2021-01-05 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
KR101843621B1 (en) * 2015-12-04 2018-03-29 앰코테크놀로지코리아(주) Method for fabricating semiconductor package and semiconductor package using the same
US9705302B1 (en) 2015-12-28 2017-07-11 X Development Llc Combined electrical and mechanical potted termination for a center strength member cable
US10785871B1 (en) 2018-12-12 2020-09-22 Vlt, Inc. Panel molded electronic assemblies with integral terminals
US11336167B1 (en) 2016-04-05 2022-05-17 Vicor Corporation Delivering power to semiconductor loads
US10418341B2 (en) 2016-08-31 2019-09-17 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming SIP with electrical component terminals extending out from encapsulant
JP6610497B2 (en) * 2016-10-14 2019-11-27 オムロン株式会社 Electronic device and manufacturing method thereof
TW202414634A (en) 2016-10-27 2024-04-01 美商艾德亞半導體科技有限責任公司 Structures and methods for low temperature bonding
US10804119B2 (en) 2017-03-15 2020-10-13 STATS ChipPAC Pte. Ltd. Method of forming SIP module over film layer
TWM555065U (en) * 2017-09-05 2018-02-01 恆勁科技股份有限公司 Electronic package and its package substrate
EP3935662A4 (en) 2019-03-08 2022-10-26 Siliconix Incorporated SIDEWALL PLATED SEMICONDUCTOR CASE
JP7473560B2 (en) 2019-03-08 2024-04-23 シリコニックス インコーポレイテッド Semiconductor package having sidewall plating layer
CN110233113A (en) * 2019-06-17 2019-09-13 青岛歌尔微电子研究院有限公司 A kind of packaging method of chip
CN113035722A (en) 2019-12-24 2021-06-25 维谢综合半导体有限责任公司 Packaging process for plating with selective molding
CN113035721A (en) 2019-12-24 2021-06-25 维谢综合半导体有限责任公司 Packaging process for plating conductive film on side wall
US11813672B2 (en) 2020-05-08 2023-11-14 Grid Logic Incorporated System and method for manufacturing a part
CN116848631A (en) 2020-12-30 2023-10-03 美商艾德亚半导体接合科技有限公司 Structures with conductive characteristics and methods of forming the same
US11574817B2 (en) 2021-05-05 2023-02-07 International Business Machines Corporation Fabricating an interconnection using a sacrificial layer

Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4530152A (en) 1982-04-01 1985-07-23 Compagnie Industrielle Des Telecommunications Cit-Alcatel Method for encapsulating semiconductor components using temporary substrates
JPS63177430A (en) 1987-01-16 1988-07-21 Mitsubishi Electric Corp Sealing method for semiconductor device with resin
JPS63283136A (en) * 1987-05-15 1988-11-21 Seiko Epson Corp How to mount a circuit board
JPH01231134A (en) 1988-03-11 1989-09-14 Nec Corp Artificial fault generating system for information processor
JPH01231133A (en) 1988-03-11 1989-09-14 Toshiba Corp System checking method
JPH01297848A (en) 1988-05-25 1989-11-30 Nippon Chemicon Corp Semiconductor device and manufacture thereof
JPH0212931A (en) 1988-06-30 1990-01-17 Taiyo Yuden Co Ltd Manufacture of circuit device
JPH0277137A (en) 1988-09-13 1990-03-16 Seiko Epson Corp Resin sealing method for electronic circuits
JPH0394459A (en) * 1989-09-06 1991-04-19 Shinko Electric Ind Co Ltd Semiconductor chip module and manufacture thereof
JPH03178152A (en) * 1989-12-06 1991-08-02 Sony Chem Corp Molded ic and its manufacture
JPH03239349A (en) 1990-02-16 1991-10-24 Clarion Co Ltd Manufacture of resin-sealed semiconductor device
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US5157480A (en) * 1991-02-06 1992-10-20 Motorola, Inc. Semiconductor device having dual electrical contact sites
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
JPH05129473A (en) * 1991-11-06 1993-05-25 Sony Corp Resin-sealed surface-mounting semiconductor device
JPH05198607A (en) 1992-01-20 1993-08-06 Fujitsu Ltd Printed wiring board
US5436203A (en) 1994-07-05 1995-07-25 Motorola, Inc. Shielded liquid encapsulated semiconductor device and method for making the same
US5468999A (en) 1994-05-26 1995-11-21 Motorola, Inc. Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding
US5487999A (en) 1991-06-04 1996-01-30 Micron Technology, Inc. Method for fabricating a penetration limited contact having a rough textured surface
US5557150A (en) 1992-02-07 1996-09-17 Lsi Logic Corporation Overmolded semiconductor package
US5608265A (en) * 1993-03-17 1997-03-04 Hitachi, Ltd. Encapsulated semiconductor device package having holes for electrically conductive material
US5835988A (en) * 1996-03-27 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
US5844315A (en) * 1996-03-26 1998-12-01 Motorola Corporation Low-profile microelectronic package
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
JPH11260985A (en) * 1998-03-12 1999-09-24 Matsushita Electron Corp Lead frame, resin-sealed semiconductor device and its manufacture
JPH11260990A (en) * 1998-03-12 1999-09-24 Matsushita Electron Corp Lead frame, resin-sealed semiconductor device and its manufacture
US5976912A (en) * 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
US6166430A (en) * 1998-05-27 2000-12-26 Matsushita Electronics Corporation Lead frame, method for manufacturing the frame, resin-molded semiconductor device and method for manufacturing the device
US6187614B1 (en) * 1996-03-07 2001-02-13 Matsushita Electronics Corporation Electronic component, method for making the same, and lead frame and mold assembly for use therein
US6191494B1 (en) * 1998-06-30 2001-02-20 Fujitsu Limited Semiconductor device and method of producing the same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5471986A (en) * 1977-11-18 1979-06-08 Toshiba Corp Semiconductor device and production thereof
JPS5632736A (en) * 1979-08-24 1981-04-02 Nec Corp Sealing method of hybrid integrated circuit device
US4566184A (en) * 1981-08-24 1986-01-28 Rockwell International Corporation Process for making a probe for high speed integrated circuits
JPS63177429A (en) * 1987-01-16 1988-07-21 Mitsubishi Electric Corp Sealing method for semiconductor component
US4890383A (en) * 1988-01-15 1990-01-02 Simens Corporate Research & Support, Inc. Method for producing displays and modular components
JP2781018B2 (en) * 1989-09-06 1998-07-30 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
JP2840317B2 (en) * 1989-09-06 1998-12-24 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
US5367766A (en) * 1990-08-01 1994-11-29 Staktek Corporation Ultra high density integrated circuit packages method
US5148265A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5474958A (en) * 1993-05-04 1995-12-12 Motorola, Inc. Method for making semiconductor device having no die supporting surface
KR950004464A (en) * 1993-07-15 1995-02-18 김광호 Manufacturing method of chip bump
US6001671A (en) * 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4530152A (en) 1982-04-01 1985-07-23 Compagnie Industrielle Des Telecommunications Cit-Alcatel Method for encapsulating semiconductor components using temporary substrates
JPS63177430A (en) 1987-01-16 1988-07-21 Mitsubishi Electric Corp Sealing method for semiconductor device with resin
JPS63283136A (en) * 1987-05-15 1988-11-21 Seiko Epson Corp How to mount a circuit board
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
JPH01231134A (en) 1988-03-11 1989-09-14 Nec Corp Artificial fault generating system for information processor
JPH01231133A (en) 1988-03-11 1989-09-14 Toshiba Corp System checking method
JPH01297848A (en) 1988-05-25 1989-11-30 Nippon Chemicon Corp Semiconductor device and manufacture thereof
JPH0212931A (en) 1988-06-30 1990-01-17 Taiyo Yuden Co Ltd Manufacture of circuit device
JPH0277137A (en) 1988-09-13 1990-03-16 Seiko Epson Corp Resin sealing method for electronic circuits
US5273938A (en) * 1989-09-06 1993-12-28 Motorola, Inc. Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer film
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
JPH0394459A (en) * 1989-09-06 1991-04-19 Shinko Electric Ind Co Ltd Semiconductor chip module and manufacture thereof
JPH03178152A (en) * 1989-12-06 1991-08-02 Sony Chem Corp Molded ic and its manufacture
JPH03239349A (en) 1990-02-16 1991-10-24 Clarion Co Ltd Manufacture of resin-sealed semiconductor device
US5157480A (en) * 1991-02-06 1992-10-20 Motorola, Inc. Semiconductor device having dual electrical contact sites
US5487999A (en) 1991-06-04 1996-01-30 Micron Technology, Inc. Method for fabricating a penetration limited contact having a rough textured surface
JPH05129473A (en) * 1991-11-06 1993-05-25 Sony Corp Resin-sealed surface-mounting semiconductor device
JPH05198607A (en) 1992-01-20 1993-08-06 Fujitsu Ltd Printed wiring board
US5557150A (en) 1992-02-07 1996-09-17 Lsi Logic Corporation Overmolded semiconductor package
US5608265A (en) * 1993-03-17 1997-03-04 Hitachi, Ltd. Encapsulated semiconductor device package having holes for electrically conductive material
US5976912A (en) * 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US5468999A (en) 1994-05-26 1995-11-21 Motorola, Inc. Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding
US5436203A (en) 1994-07-05 1995-07-25 Motorola, Inc. Shielded liquid encapsulated semiconductor device and method for making the same
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
US6187614B1 (en) * 1996-03-07 2001-02-13 Matsushita Electronics Corporation Electronic component, method for making the same, and lead frame and mold assembly for use therein
US5844315A (en) * 1996-03-26 1998-12-01 Motorola Corporation Low-profile microelectronic package
US5835988A (en) * 1996-03-27 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
JPH11260990A (en) * 1998-03-12 1999-09-24 Matsushita Electron Corp Lead frame, resin-sealed semiconductor device and its manufacture
JPH11260985A (en) * 1998-03-12 1999-09-24 Matsushita Electron Corp Lead frame, resin-sealed semiconductor device and its manufacture
US6166430A (en) * 1998-05-27 2000-12-26 Matsushita Electronics Corporation Lead frame, method for manufacturing the frame, resin-molded semiconductor device and method for manufacturing the device
US6191494B1 (en) * 1998-06-30 2001-02-20 Fujitsu Limited Semiconductor device and method of producing the same

Cited By (302)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7166914B2 (en) 1994-07-07 2007-01-23 Tessera, Inc. Semiconductor package with heat sink
US20040262742A1 (en) * 1994-07-07 2004-12-30 Tessera, Inc. Semiconductor package with heat sink
US20040233035A1 (en) * 1996-04-18 2004-11-25 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US20040194294A1 (en) * 1996-04-18 2004-10-07 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US6821821B2 (en) * 1996-04-18 2004-11-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US7165316B2 (en) 1996-04-18 2007-01-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US20010003049A1 (en) * 1996-07-12 2001-06-07 Norio Fukasawa Method and mold for manufacturing semiconductor device, semiconductor device, and method for mounting the device
US6881611B1 (en) * 1996-07-12 2005-04-19 Fujitsu Limited Method and mold for manufacturing semiconductor device, semiconductor device and method for mounting the device
US20020030258A1 (en) * 1996-07-12 2002-03-14 Fujitsu Limited Method and mold for manufacturing semiconductor device, semiconductor device, and method for mounting the device
US6911353B2 (en) * 1997-03-10 2005-06-28 Sanyo Electric Co., Ltd. Semiconductor device and method of manufacturing same
US20020119603A1 (en) * 1997-03-10 2002-08-29 Takayuki Tani Semiconductor device and method of manufacturing same
US6989294B1 (en) 1998-06-10 2006-01-24 Asat, Ltd. Leadless plastic chip carrier with etch back pad singulation
US20010008305A1 (en) * 1998-06-10 2001-07-19 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6872661B1 (en) 1998-06-10 2005-03-29 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US6635957B2 (en) * 1998-06-10 2003-10-21 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US6995460B1 (en) 1998-06-10 2006-02-07 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US7271032B1 (en) 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US7270867B1 (en) 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier
US7482690B1 (en) 1998-06-10 2009-01-27 Asat Ltd. Electronic components such as thin array plastic packages and process for fabricating same
US6964918B1 (en) 1998-06-10 2005-11-15 Asat Ltd. Electronic components such as thin array plastic packages and process for fabricating same
US7226811B1 (en) 1998-06-10 2007-06-05 Asat Ltd. Process for fabricating a leadless plastic chip carrier
US6946324B1 (en) 1998-06-10 2005-09-20 Asat Ltd. Process for fabricating a leadless plastic chip carrier
US6933594B2 (en) 1998-06-10 2005-08-23 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US8330270B1 (en) 1998-06-10 2012-12-11 Utac Hong Kong Limited Integrated circuit package having a plurality of spaced apart pad portions
US7247526B1 (en) 1998-06-10 2007-07-24 Asat Ltd. Process for fabricating an integrated circuit package
US6893900B1 (en) 1998-06-24 2005-05-17 Amkor Technology, Inc. Method of making an integrated circuit package
US7560804B1 (en) 1998-06-24 2009-07-14 Amkor Technology, Inc. Integrated circuit package and method of making the same
US7071541B1 (en) 1998-06-24 2006-07-04 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US7112474B1 (en) 1998-06-24 2006-09-26 Amkor Technology, Inc. Method of making an integrated circuit package
US8963301B1 (en) 1998-06-24 2015-02-24 Amkor Technology, Inc. Integrated circuit package and method of making the same
US7030474B1 (en) 1998-06-24 2006-04-18 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US9224676B1 (en) 1998-06-24 2015-12-29 Amkor Technology, Inc. Integrated circuit package and method of making the same
US8853836B1 (en) 1998-06-24 2014-10-07 Amkor Technology, Inc. Integrated circuit package and method of making the same
US7005326B1 (en) 1998-06-24 2006-02-28 Amkor Technology, Inc. Method of making an integrated circuit package
US8318287B1 (en) 1998-06-24 2012-11-27 Amkor Technology, Inc. Integrated circuit package and method of making the same
US7332375B1 (en) 1998-06-24 2008-02-19 Amkor Technology, Inc. Method of making an integrated circuit package
US7057280B2 (en) 1998-11-20 2006-06-06 Amkor Technology, Inc. Leadframe having lead locks to secure leads to encapsulant
US7564122B2 (en) 1998-11-20 2009-07-21 Amkor Technology, Inc. Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant
US7115445B2 (en) 1999-10-15 2006-10-03 Amkor Technology, Inc. Semiconductor package having reduced thickness
US7535085B2 (en) 1999-10-15 2009-05-19 Amkor Technology, Inc. Semiconductor package having improved adhesiveness and ground bonding
US7321162B1 (en) 1999-10-15 2008-01-22 Amkor Technology, Inc. Semiconductor package having reduced thickness
US20040150086A1 (en) * 1999-10-15 2004-08-05 Lee Tae Heon Semiconductor package having reduced thickness
US7102208B1 (en) 1999-10-15 2006-09-05 Amkor Technology, Inc. Leadframe and semiconductor package with improved solder joint strength
US7253503B1 (en) 1999-11-05 2007-08-07 Amkor Technology, Inc. Integrated circuit device packages and substrates for making the packages
US6965157B1 (en) 1999-11-09 2005-11-15 Amkor Technology, Inc. Semiconductor package with exposed die pad and body-locking leadframe
US7045396B2 (en) 1999-12-16 2006-05-16 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
US6605866B1 (en) * 1999-12-16 2003-08-12 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
US6700188B2 (en) * 2000-02-29 2004-03-02 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package having concave die pad and/or connections pads
US6562660B1 (en) * 2000-03-08 2003-05-13 Sanyo Electric Co., Ltd. Method of manufacturing the circuit device and circuit device
US6953988B2 (en) 2000-03-25 2005-10-11 Amkor Technology, Inc. Semiconductor package
US9362210B2 (en) 2000-04-27 2016-06-07 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
US8410585B2 (en) 2000-04-27 2013-04-02 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
US6534849B1 (en) * 2000-08-09 2003-03-18 Kostat Semiconductor Co., Ltd. Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same
US6429508B1 (en) 2000-08-09 2002-08-06 Kostat Semiconductor Co., Ltd. Semiconductor package having implantable conductive lands and method for manufacturing the same
US6933604B2 (en) * 2000-10-05 2005-08-23 Sanyo Electric Co., Ltd. Semiconductor device, semiconductor module and hard disk
US7095100B2 (en) * 2000-10-23 2006-08-22 Rohm Co., Ltd. Semiconductor device and method of making the same
US20060175717A1 (en) * 2000-10-23 2006-08-10 Rohm Co., Ltd. Semiconductor device and method of making the same
US7045882B2 (en) 2000-12-29 2006-05-16 Amkor Technology, Inc. Semiconductor package including flip chip
US20040178490A1 (en) * 2001-02-08 2004-09-16 Renesas Technology Corp. Semiconductor device
US6965154B2 (en) 2001-02-08 2005-11-15 Renesas Technology Corp. Semiconductor device
US6737736B2 (en) * 2001-02-08 2004-05-18 Renesas Technology Corp. Semiconductor device
US20020105061A1 (en) * 2001-02-08 2002-08-08 Shunichi Abe Semiconductor device and manufacturing method thereof
US6967395B1 (en) 2001-03-20 2005-11-22 Amkor Technology, Inc. Mounting for a package containing a chip
US6777789B1 (en) 2001-03-20 2004-08-17 Amkor Technology, Inc. Mounting for a package containing a chip
US6846704B2 (en) 2001-03-27 2005-01-25 Amkor Technology, Inc. Semiconductor package and method for manufacturing the same
US7170150B2 (en) 2001-03-27 2007-01-30 Amkor Technology, Inc. Lead frame for semiconductor package
US8102037B2 (en) 2001-03-27 2012-01-24 Amkor Technology, Inc. Leadframe for semiconductor package
US7521294B2 (en) 2001-03-27 2009-04-21 Amkor Technology, Inc. Lead frame for semiconductor package
US7928542B2 (en) 2001-03-27 2011-04-19 Amkor Technology, Inc. Lead frame for semiconductor package
US7064009B1 (en) 2001-04-04 2006-06-20 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US6873032B1 (en) 2001-04-04 2005-03-29 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7045883B1 (en) 2001-04-04 2006-05-16 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7407834B2 (en) 2001-05-11 2008-08-05 Renesas Technology Corp. Manufacturing method of a semiconductor device
US7459347B2 (en) 2001-05-11 2008-12-02 Renesas Technology Corp. Manufacturing method of a semiconductor device
US20020168796A1 (en) * 2001-05-11 2002-11-14 Hitachi, Ltd. Manufacturing method of a semiconductor device
US6437429B1 (en) * 2001-05-11 2002-08-20 Walsin Advanced Electronics Ltd Semiconductor package with metal pads
US20080268578A1 (en) * 2001-05-11 2008-10-30 Renesas Technology Corporation Manufacturing method of a semiconductor device
US7015072B2 (en) 2001-07-11 2006-03-21 Asat Limited Method of manufacturing an enhanced thermal dissipation integrated circuit package
US6734552B2 (en) 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package
US6818976B2 (en) * 2001-07-19 2004-11-16 Samsung Electronics Co., Ltd. Bumped chip carrier package using lead frame
US20040253764A1 (en) * 2001-07-19 2004-12-16 Samsung Electronics Co., Ltd. Bumped chip carrier package using lead frame and method for manufacturing the same
US20070108609A1 (en) * 2001-07-19 2007-05-17 Samsung Electronics Co., Ltd. Bumped chip carrier package using lead frame and method for manufacturing the same
US7109065B2 (en) 2001-07-19 2006-09-19 Samsung Electronics Co., Ltd. Bumped chip carrier package using lead frame and method for manufacturing the same
US20040080030A1 (en) * 2001-08-06 2004-04-29 Fee Setho Sing Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US20040114426A1 (en) * 2001-08-06 2004-06-17 Fee Setho Sing Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US7075816B2 (en) 2001-08-06 2006-07-11 Micron Technology, Inc. Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US20030164554A1 (en) * 2001-08-06 2003-09-04 Fee Setho Sing Quad flat no lead (QFN) grid array package, method of making and memory module and computer system including same
US6967125B2 (en) * 2001-08-06 2005-11-22 Micron Technology, Inc. Quad flat no lead (QFN) grid array package, method of making and memory module and computer system including same
US20050285241A1 (en) * 2001-08-06 2005-12-29 Fee Setho S Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US7109572B2 (en) 2001-08-06 2006-09-19 Micron Technology, Inc. Quad flat no lead (QFN) grid array package
US7279780B2 (en) 2001-08-06 2007-10-09 Micron Technology, Inc. Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US6965159B1 (en) 2001-09-19 2005-11-15 Amkor Technology, Inc. Reinforced lead-frame assembly for interconnecting circuits within a circuit module
US7485952B1 (en) 2001-09-19 2009-02-03 Amkor Technology, Inc. Drop resistant bumpers for fully molded memory cards
US6998702B1 (en) 2001-09-19 2006-02-14 Amkor Technology, Inc. Front edge chamfer feature for fully-molded memory cards
US6873041B1 (en) 2001-11-07 2005-03-29 Amkor Technology, Inc. Power semiconductor package with strap
WO2003069665A1 (en) * 2002-01-31 2003-08-21 Asat Limited Method of manufacturing an encapsulated integrated circuit package
US6790710B2 (en) 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
US20030143781A1 (en) * 2002-01-31 2003-07-31 Mclellan Neil Robert Encapsulated integrated circuit package and method of manufacturing an integrated circuit package
US7183630B1 (en) 2002-04-15 2007-02-27 Amkor Technology, Inc. Lead frame with plated end leads
US8236612B2 (en) 2002-04-29 2012-08-07 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20080258278A1 (en) * 2002-04-29 2008-10-23 Mary Jean Ramos Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US7622332B2 (en) 2002-04-29 2009-11-24 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US7790500B2 (en) 2002-04-29 2010-09-07 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20070052076A1 (en) * 2002-04-29 2007-03-08 Ramos Mary J Partially Patterned Lead Frames and Methods of Making and Using the Same in Semiconductor Packaging
US7799611B2 (en) 2002-04-29 2010-09-21 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20050263864A1 (en) * 2002-04-29 2005-12-01 Shafidul Islam Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20050006737A1 (en) * 2002-04-29 2005-01-13 Shafidul Islam Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20110111562A1 (en) * 2002-04-29 2011-05-12 San Antonio Romarico S Partially Patterned Lead Frames and Methods of Making and Using the Same in Semiconductor Packaging
US20030234454A1 (en) * 2002-06-24 2003-12-25 Serafin Pedron Integrated circuit package and method of manufacturing the integrated circuit package
US6940154B2 (en) 2002-06-24 2005-09-06 Asat Limited Integrated circuit package and method of manufacturing the integrated circuit package
US7732914B1 (en) 2002-09-03 2010-06-08 Mclellan Neil Cavity-type integrated circuit package
US6876068B1 (en) 2002-09-09 2005-04-05 Amkor Technology, Inc Semiconductor package with increased number of input and output pins
US7211471B1 (en) 2002-09-09 2007-05-01 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
US6995459B2 (en) 2002-09-09 2006-02-07 Amkor Technology, Inc. Semiconductor package with increased number of input and output pins
US6919620B1 (en) 2002-09-17 2005-07-19 Amkor Technology, Inc. Compact flash memory card with clamshell leadframe
US7439097B2 (en) 2002-09-25 2008-10-21 Unisem (Mauritius) Holdings Limited Taped lead frames and methods of making and using the same in semiconductor packaging
US20060001130A1 (en) * 2002-09-25 2006-01-05 Shafidul Islam Taped lead frames and methods of making and using the same in semiconductor packaging
US20040104043A1 (en) * 2002-09-27 2004-06-03 Noriyasu Sakai Circuit device and method of manufacturing the same
US9054117B1 (en) 2002-11-08 2015-06-09 Amkor Technology, Inc. Wafer level package and fabrication method
US7420272B1 (en) 2002-11-08 2008-09-02 Amkor Technology, Inc. Two-sided wafer escape package
US9871015B1 (en) 2002-11-08 2018-01-16 Amkor Technology, Inc. Wafer level package and fabrication method
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US10665567B1 (en) 2002-11-08 2020-05-26 Amkor Technology, Inc. Wafer level package and fabrication method
US7714431B1 (en) 2002-11-08 2010-05-11 Amkor Technology, Inc. Electronic component package comprising fan-out and fan-in traces
US7692286B1 (en) 2002-11-08 2010-04-06 Amkor Technology, Inc. Two-sided fan-out wafer escape package
US8952522B1 (en) 2002-11-08 2015-02-10 Amkor Technology, Inc. Wafer level package and fabrication method
US7247523B1 (en) 2002-11-08 2007-07-24 Amkor Technology, Inc. Two-sided wafer escape package
US8298866B1 (en) 2002-11-08 2012-10-30 Amkor Technology, Inc. Wafer level package and fabrication method
US8710649B1 (en) 2002-11-08 2014-04-29 Amkor Technology, Inc. Wafer level package and fabrication method
US7361533B1 (en) 2002-11-08 2008-04-22 Amkor Technology, Inc. Stacked embedded leadframe
US8188584B1 (en) 2002-11-08 2012-05-29 Amkor Technology, Inc. Direct-write wafer level chip scale package
US7192807B1 (en) 2002-11-08 2007-03-20 Amkor Technology, Inc. Wafer level package and fabrication method
US8119455B1 (en) 2002-11-08 2012-02-21 Amkor Technology, Inc. Wafer level package fabrication method
US8691632B1 (en) 2002-11-08 2014-04-08 Amkor Technology, Inc. Wafer level package and fabrication method
US7932595B1 (en) 2002-11-08 2011-04-26 Amkor Technology, Inc. Electronic component package comprising fan-out traces
US8501543B1 (en) 2002-11-08 2013-08-06 Amkor Technology, Inc. Direct-write wafer level chip scale package
US8486764B1 (en) 2002-11-08 2013-07-16 Amkor Technology, Inc. Wafer level package and fabrication method
US9406645B1 (en) 2002-11-08 2016-08-02 Amkor Technology, Inc. Wafer level package and fabrication method
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
US7598598B1 (en) 2003-02-05 2009-10-06 Amkor Technology, Inc. Offset etched corner leads for semiconductor package
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US20040178483A1 (en) * 2003-03-12 2004-09-16 Cheng-Ho Hsu Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor
US6844615B1 (en) 2003-03-13 2005-01-18 Amkor Technology, Inc. Leadframe package for semiconductor devices
US7001799B1 (en) 2003-03-13 2006-02-21 Amkor Technology, Inc. Method of making a leadframe for semiconductor devices
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US6879034B1 (en) 2003-05-01 2005-04-12 Amkor Technology, Inc. Semiconductor package including low temperature co-fired ceramic substrate
US7095103B1 (en) 2003-05-01 2006-08-22 Amkor Technology, Inc. Leadframe based memory card
US7008825B1 (en) 2003-05-27 2006-03-07 Amkor Technology, Inc. Leadframe strip having enhanced testability
US6897550B1 (en) 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US7245007B1 (en) 2003-09-18 2007-07-17 Amkor Technology, Inc. Exposed lead interposer leadframe package
US6921967B2 (en) 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
WO2005041295A2 (en) * 2003-10-15 2005-05-06 Infineon Technologies Ag Semiconductor module provided with contacts extending through the housing
WO2005041295A3 (en) * 2003-10-15 2005-06-16 Infineon Technologies Ag Semiconductor module provided with contacts extending through the housing
US20060255458A1 (en) * 2003-10-15 2006-11-16 Jochen Dangelmaier Semiconductor module provided with contacts extending through the package
US7505276B2 (en) 2003-10-15 2009-03-17 Infineon Technologies Ag Semiconductor module provided with contacts extending through the package
US7138707B1 (en) 2003-10-21 2006-11-21 Amkor Technology, Inc. Semiconductor package including leads and conductive posts for providing increased functionality
US7214326B1 (en) 2003-11-07 2007-05-08 Amkor Technology, Inc. Increased capacity leadframe and semiconductor package using the same
US7144517B1 (en) 2003-11-07 2006-12-05 Amkor Technology, Inc. Manufacturing method for leadframe and for semiconductor package using the leadframe
US7211879B1 (en) 2003-11-12 2007-05-01 Amkor Technology, Inc. Semiconductor package with chamfered corners and method of manufacturing the same
US7081403B1 (en) 2004-01-15 2006-07-25 Asat Ltd. Thin leadless plastic chip carrier
US7009286B1 (en) 2004-01-15 2006-03-07 Asat Ltd. Thin leadless plastic chip carrier
US7057268B1 (en) 2004-01-27 2006-06-06 Amkor Technology, Inc. Cavity case with clip/plug for use on multi-media card
US7091594B1 (en) 2004-01-28 2006-08-15 Amkor Technology, Inc. Leadframe type semiconductor package having reduced inductance and its manufacturing method
US7411289B1 (en) 2004-06-14 2008-08-12 Asat Ltd. Integrated circuit package with partially exposed contact pads and process for fabricating the same
US7091581B1 (en) 2004-06-14 2006-08-15 Asat Limited Integrated circuit package and process for fabricating the same
US7190062B1 (en) 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package
US7202554B1 (en) 2004-08-19 2007-04-10 Amkor Technology, Inc. Semiconductor package and its manufacturing method
US7595225B1 (en) 2004-10-05 2009-09-29 Chun Ho Fan Leadless plastic chip carrier with contact standoff
US7473584B1 (en) 2004-10-22 2009-01-06 Amkor Technology, Inc. Method for fabricating a fan-in leadframe semiconductor package
US7217991B1 (en) 2004-10-22 2007-05-15 Amkor Technology, Inc. Fan-in leadframe semiconductor package
US7868468B2 (en) 2004-11-12 2011-01-11 Stats Chippac Ltd. Wire bonding structure and method that eliminates special wire bondable finish and reduces bonding pitch on substrates
US7745322B2 (en) 2004-11-12 2010-06-29 Chippac, Inc. Wire bond interconnection
US20080135997A1 (en) * 2004-11-12 2008-06-12 Hun-Teak Lee Wire bond interconnection
US8269356B2 (en) 2004-11-12 2012-09-18 Stats Chippac Ltd. Wire bonding structure and method that eliminates special wire bondable finish and reduces bonding pitch on substrates
US20100225008A1 (en) * 2004-11-12 2010-09-09 Hun-Teak Lee Wire bond interconnection
US8129263B2 (en) 2004-11-12 2012-03-06 Chippac, Inc. Wire bond interconnection and method of manufacture thereof
US20060113665A1 (en) * 2004-11-12 2006-06-01 Chippac, Inc Wire bond interconnection
US7986047B2 (en) 2004-11-12 2011-07-26 Chippac, Inc. Wire bond interconnection
US20070273043A1 (en) * 2004-11-12 2007-11-29 Stats Chippac, Ltd. Wire Bonding Structure and Method that Eliminates Special Wire Bondable Finish and Reduces Bonding Pitch on Substrates
US7453156B2 (en) * 2004-11-12 2008-11-18 Chippac, Inc. Wire bond interconnection
US20110089566A1 (en) * 2004-11-12 2011-04-21 Pendse Rajendra D Wire bonding structure and method that eliminates special wire bondable finish and reduces bonding pitch on substrates
US7731078B2 (en) 2004-11-13 2010-06-08 Stats Chippac Ltd. Semiconductor system with fine pitch lead fingers
US20060102694A1 (en) * 2004-11-13 2006-05-18 Stats Chippac Ltd. Semiconductor system with fine pitch lead fingers
US20110169149A1 (en) * 2004-11-13 2011-07-14 Hun Teak Lee Semiconductor package system with fine pitch lead fingers and method of manufacturing thereof
US8519517B2 (en) 2004-11-13 2013-08-27 Stats Chippac Ltd. Semiconductor system with fine pitch lead fingers and method of manufacturing thereof
US8256660B2 (en) 2004-11-13 2012-09-04 Stats Chippac Ltd. Semiconductor package system with fine pitch lead fingers and method of manufacturing thereof
US7909233B2 (en) 2004-11-13 2011-03-22 Stats Chippac Ltd. Method of manufacturing a semiconductor package with fine pitch lead fingers
US20100203683A1 (en) * 2004-11-13 2010-08-12 Hun Teak Lee Semiconductor system with fine pitch lead fingers and method of manufacture thereof
US7358119B2 (en) 2005-01-12 2008-04-15 Asat Ltd. Thin array plastic package without die attach pad and process for fabricating the same
US20060154403A1 (en) * 2005-01-12 2006-07-13 Mclellan Neil Thin array plastic package without die attach pad and process for fabricating the same
US7348663B1 (en) 2005-07-15 2008-03-25 Asat Ltd. Integrated circuit package and method for fabricating same
US7344920B1 (en) 2005-07-15 2008-03-18 Asat Ltd. Integrated circuit package and method for fabricating same
US7410830B1 (en) 2005-09-26 2008-08-12 Asat Ltd Leadless plastic chip carrier and method of fabricating same
US7732899B1 (en) 2005-12-02 2010-06-08 Amkor Technology, Inc. Etch singulated semiconductor package
US7507603B1 (en) 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7977163B1 (en) 2005-12-08 2011-07-12 Amkor Technology, Inc. Embedded electronic component package fabrication method
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
JP2009530870A (en) * 2006-03-20 2009-08-27 マイクロン テクノロジー， インク． Carrierless chip package for integrated circuit devices and method of making the same
US20070246842A1 (en) * 2006-04-20 2007-10-25 Shinko Electric Industries Co., Ltd. Semiconductor device, electronic apparatus and semiconductor device fabricating method
US8525355B2 (en) * 2006-04-20 2013-09-03 Shinko Electric Industries Co., Ltd. Semiconductor device, electronic apparatus and semiconductor device fabricating method
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US8441110B1 (en) 2006-06-21 2013-05-14 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US8089141B1 (en) 2006-12-27 2012-01-03 Amkor Technology, Inc. Semiconductor package having leadframe with exposed anchor pads
US7687893B2 (en) 2006-12-27 2010-03-30 Amkor Technology, Inc. Semiconductor package having leadframe with exposed anchor pads
US7829990B1 (en) 2007-01-18 2010-11-09 Amkor Technology, Inc. Stackable semiconductor package including laminate interposer
US20080203588A1 (en) * 2007-02-28 2008-08-28 Hess Kevin J Packaged integrated circuit
US7750465B2 (en) * 2007-02-28 2010-07-06 Freescale Semiconductor, Inc. Packaged integrated circuit
US7982297B1 (en) 2007-03-06 2011-07-19 Amkor Technology, Inc. Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
CN101383302B (en) * 2007-06-27 2015-11-25 星科金朋有限公司 There is the integrated circuit package system of overhanging connection stack
US7977774B2 (en) 2007-07-10 2011-07-12 Amkor Technology, Inc. Fusion quad flat semiconductor package
US8304866B1 (en) 2007-07-10 2012-11-06 Amkor Technology, Inc. Fusion quad flat semiconductor package
US20090016036A1 (en) * 2007-07-13 2009-01-15 Wong Shaw Fong Conductor reinforcement for circuit boards
US8143107B2 (en) 2007-08-03 2012-03-27 Stats Chippac Ltd. Integrated circuit packaging system substrates and method of manufacture thereof
US20090032932A1 (en) * 2007-08-03 2009-02-05 Byung Tai Do Integrated circuit packaging system for fine pitch substrates
US20100155926A1 (en) * 2007-08-03 2010-06-24 Byung Tai Do Integrated circuit packaging system for fine pitch substrates and method of manufacture thereof
US7701049B2 (en) 2007-08-03 2010-04-20 Stats Chippac Ltd. Integrated circuit packaging system for fine pitch substrates
US7872343B1 (en) 2007-08-07 2011-01-18 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US8283767B1 (en) 2007-08-07 2012-10-09 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US7687899B1 (en) 2007-08-07 2010-03-30 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US8319338B1 (en) 2007-10-01 2012-11-27 Amkor Technology, Inc. Thin stacked interposer package
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US8227921B1 (en) 2007-10-03 2012-07-24 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making same
US8089159B1 (en) 2007-10-03 2012-01-03 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making the same
US7847386B1 (en) 2007-11-05 2010-12-07 Amkor Technology, Inc. Reduced size stacked semiconductor package and method of making the same
US7956453B1 (en) 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US8729710B1 (en) 2008-01-16 2014-05-20 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US7906855B1 (en) 2008-01-21 2011-03-15 Amkor Technology, Inc. Stacked semiconductor package and method of making same
US7723852B1 (en) 2008-01-21 2010-05-25 Amkor Technology, Inc. Stacked semiconductor package and method of making same
US8067821B1 (en) 2008-04-10 2011-11-29 Amkor Technology, Inc. Flat semiconductor package with half package molding
US8084868B1 (en) 2008-04-17 2011-12-27 Amkor Technology, Inc. Semiconductor package with fast power-up cycle and method of making same
US7768135B1 (en) 2008-04-17 2010-08-03 Amkor Technology, Inc. Semiconductor package with fast power-up cycle and method of making same
US7808084B1 (en) 2008-05-06 2010-10-05 Amkor Technology, Inc. Semiconductor package with half-etched locking features
US8125064B1 (en) 2008-07-28 2012-02-28 Amkor Technology, Inc. Increased I/O semiconductor package and method of making same
US8184453B1 (en) 2008-07-31 2012-05-22 Amkor Technology, Inc. Increased capacity semiconductor package
US7847392B1 (en) 2008-09-30 2010-12-07 Amkor Technology, Inc. Semiconductor device including leadframe with increased I/O
US8299602B1 (en) 2008-09-30 2012-10-30 Amkor Technology, Inc. Semiconductor device including leadframe with increased I/O
US8432023B1 (en) 2008-10-06 2013-04-30 Amkor Technology, Inc. Increased I/O leadframe and semiconductor device including same
US7989933B1 (en) 2008-10-06 2011-08-02 Amkor Technology, Inc. Increased I/O leadframe and semiconductor device including same
US8008758B1 (en) 2008-10-27 2011-08-30 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe
US8823152B1 (en) 2008-10-27 2014-09-02 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe
US8089145B1 (en) 2008-11-17 2012-01-03 Amkor Technology, Inc. Semiconductor device including increased capacity leadframe
US8072050B1 (en) 2008-11-18 2011-12-06 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including passive device
US7875963B1 (en) 2008-11-21 2011-01-25 Amkor Technology, Inc. Semiconductor device including leadframe having power bars and increased I/O
US8188579B1 (en) 2008-11-21 2012-05-29 Amkor Technology, Inc. Semiconductor device including leadframe having power bars and increased I/O
US7982298B1 (en) 2008-12-03 2011-07-19 Amkor Technology, Inc. Package in package semiconductor device
US8487420B1 (en) 2008-12-08 2013-07-16 Amkor Technology, Inc. Package in package semiconductor device with film over wire
US10811341B2 (en) 2009-01-05 2020-10-20 Amkor Technology Singapore Holding Pte Ltd. Semiconductor device with through-mold via
US8680656B1 (en) 2009-01-05 2014-03-25 Amkor Technology, Inc. Leadframe structure for concentrated photovoltaic receiver package
US11869829B2 (en) 2009-01-05 2024-01-09 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor device with through-mold via
US8058715B1 (en) 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8558365B1 (en) 2009-01-09 2013-10-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8026589B1 (en) 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US7960818B1 (en) 2009-03-04 2011-06-14 Amkor Technology, Inc. Conformal shield on punch QFN semiconductor package
US8729682B1 (en) 2009-03-04 2014-05-20 Amkor Technology, Inc. Conformal shield on punch QFN semiconductor package
US8575742B1 (en) 2009-04-06 2013-11-05 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including power bars
US9076737B2 (en) 2009-06-19 2015-07-07 Stats Chippac Ltd. Integrated circuit packaging system with bumps and method of manufacture thereof
US20100320589A1 (en) * 2009-06-19 2010-12-23 Zigmund Ramirez Camacho Integrated circuit packaging system with bumps and method of manufacture thereof
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US10546833B2 (en) 2009-12-07 2020-01-28 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US7934313B1 (en) * 2009-12-28 2011-05-03 Siliconware Precision Industries Co., Ltd. Package structure fabrication method
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US9324614B1 (en) 2010-04-06 2016-04-26 Amkor Technology, Inc. Through via nub reveal method and structure
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US9159672B1 (en) 2010-08-02 2015-10-13 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8900995B1 (en) 2010-10-05 2014-12-02 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8674485B1 (en) 2010-12-08 2014-03-18 Amkor Technology, Inc. Semiconductor device including leadframe with downsets
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US9082833B1 (en) 2011-01-06 2015-07-14 Amkor Technology, Inc. Through via recessed reveal structure and method
US9508631B1 (en) 2011-01-27 2016-11-29 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands and method
US9978695B1 (en) 2011-01-27 2018-05-22 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands and method
US9631481B1 (en) 2011-01-27 2017-04-25 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands and method
US8648450B1 (en) 2011-01-27 2014-02-11 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands
US9275939B1 (en) 2011-01-27 2016-03-01 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands and method
US20120326288A1 (en) * 2011-06-23 2012-12-27 Freescale Semiconductor, Inc Method of assembling semiconductor device
US20130069222A1 (en) * 2011-09-16 2013-03-21 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a Reconfigured Stackable Wafer Level Package with Vertical Interconnect
US9177832B2 (en) * 2011-09-16 2015-11-03 Stats Chippac, Ltd. Semiconductor device and method of forming a reconfigured stackable wafer level package with vertical interconnect
US8981572B1 (en) 2011-11-29 2015-03-17 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9947623B1 (en) 2011-11-29 2018-04-17 Amkor Technology, Inc. Semiconductor device comprising a conductive pad on a protruding-through electrode
US10410967B1 (en) 2011-11-29 2019-09-10 Amkor Technology, Inc. Electronic device comprising a conductive pad on a protruding-through electrode
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US11043458B2 (en) 2011-11-29 2021-06-22 Amkor Technology Singapore Holding Pte. Ltd. Method of manufacturing an electronic device comprising a conductive pad on a protruding-through electrode
US9431323B1 (en) 2011-11-29 2016-08-30 Amkor Technology, Inc. Conductive pad on protruding through electrode
US9704725B1 (en) 2012-03-06 2017-07-11 Amkor Technology, Inc. Semiconductor device with leadframe configured to facilitate reduced burr formation
US10090228B1 (en) 2012-03-06 2018-10-02 Amkor Technology, Inc. Semiconductor device with leadframe configured to facilitate reduced burr formation
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US10014240B1 (en) 2012-03-29 2018-07-03 Amkor Technology, Inc. Embedded component package and fabrication method
US9070682B2 (en) * 2012-06-04 2015-06-30 Rohm Co., Ltd. Semiconductor device packaging having plurality of wires bonding to a leadframe
US20130334687A1 (en) * 2012-06-04 2013-12-19 Rohm Co., Ltd. Semiconductor device
US9536859B2 (en) 2012-06-04 2017-01-03 Rohm Co., Ltd. Semiconductor device packaging having plurality of wires bonding to a leadframe
US9184118B2 (en) 2013-05-02 2015-11-10 Amkor Technology Inc. Micro lead frame structure having reinforcing portions and method
US9184148B2 (en) 2013-10-24 2015-11-10 Amkor Technology, Inc. Semiconductor package and method therefor
US9543235B2 (en) 2013-10-24 2017-01-10 Amkor Technology, Inc. Semiconductor package and method therefor
US9673122B2 (en) 2014-05-02 2017-06-06 Amkor Technology, Inc. Micro lead frame structure having reinforcing portions and method
US20160225743A1 (en) * 2015-02-04 2016-08-04 SK Hynix Inc. Package-on-package type stack package and method for manufacturing the same
US9620492B2 (en) * 2015-02-04 2017-04-11 SK Hynix Inc. Package-on-package type stack package and method for manufacturing the same

Also Published As

Publication number Publication date
US6093584A (en) 2000-07-25
WO1997039482A1 (en) 1997-10-23
US6001671A (en) 1999-12-14
US20010005044A1 (en) 2001-06-28
AU2734997A (en) 1997-11-07

Similar Documents

Publication Publication Date Title
US6294830B1 (en) Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer
US6878570B2 (en) Thin stacked package and manufacturing method thereof
US6781242B1 (en) Thin ball grid array package
EP2852974B1 (en) Method of making a substrate-less stackable package with wire-bond interconnect
US5747874A (en) Semiconductor device, base member for semiconductor device and semiconductor device unit
US6638790B2 (en) Leadframe and method for manufacturing resin-molded semiconductor device
US7026192B2 (en) Terminal land frame and method for manufacturing the same
US5241133A (en) Leadless pad array chip carrier
TWI453838B (en) No lead package with heat spreader
US7122401B2 (en) Area array type semiconductor package fabrication method
US5869905A (en) Molded packaging for semiconductor device and method of manufacturing the same
US20030001244A1 (en) Lead frame, resin-sealed semiconductor device, and method for fabricating the same
US20030132533A1 (en) Semiconductor device, method of manufacturing semiconductor device and a method of manufacturing lead frame
US20040080025A1 (en) Lead frame, method of manufacturing the same, and semiconductor device manufactured with the same
US9520306B2 (en) Method of fabricating an integrated circuit (IC) package having a plurality of spaced apart pad portion
JPH11307675A (en) Resin-encapsulate semiconductor device and its manufacture
US6864423B2 (en) Bump chip lead frame and package
EP0563264A1 (en) Leadless pad array chip carrier
US20020003308A1 (en) Semiconductor chip package and method for fabricating the same
US20040262752A1 (en) Semiconductor device
JP3502377B2 (en) Lead frame, resin-encapsulated semiconductor device and method of manufacturing the same
JP3510841B2 (en) Plate, lead frame, and method of manufacturing semiconductor device
KR100487135B1 (en) Ball Grid Array Package
KR100456482B1 (en) Bga package using patterned leadframe to reduce fabricating cost as compared with bga package using substrate having stacked multilayered interconnection pattern layer
KR100520443B1 (en) Chip scale package and its manufacturing method

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载