JPS6419447A - Cache memory device - Google Patents
Cache memory deviceInfo
- Publication number
- JPS6419447A JPS6419447A JP62176706A JP17670687A JPS6419447A JP S6419447 A JPS6419447 A JP S6419447A JP 62176706 A JP62176706 A JP 62176706A JP 17670687 A JP17670687 A JP 17670687A JP S6419447 A JPS6419447 A JP S6419447A
- Authority
- JP
- Japan
- Prior art keywords
- cache memory
- memory device
- data
- mmu
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To normally access a main storage device without changing the interface of the main storage device, by merging and storing read data and write data in response to a write request when a cache cannot be used. CONSTITUTION:A cache memory device 1 of the swap system is provided with a buffer 24 where store data from the request source and read data from a main storage device (MMU) 4 are merged and held. Thus, the MMU 4 is normally accessed without changing the interface to the MMU 4, namely, with the interface only for block read and block store even if all of a data array (DA) 22 of the cache memory device 1 cannot be used.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62176706A JPS6419447A (en) | 1987-07-15 | 1987-07-15 | Cache memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62176706A JPS6419447A (en) | 1987-07-15 | 1987-07-15 | Cache memory device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6419447A true JPS6419447A (en) | 1989-01-23 |
Family
ID=16018329
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62176706A Pending JPS6419447A (en) | 1987-07-15 | 1987-07-15 | Cache memory device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6419447A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10441959B2 (en) | 2011-10-28 | 2019-10-15 | Medtronic Xomed, Inc. | Multi-orifice spray head |
-
1987
- 1987-07-15 JP JP62176706A patent/JPS6419447A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10441959B2 (en) | 2011-10-28 | 2019-10-15 | Medtronic Xomed, Inc. | Multi-orifice spray head |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5226147A (en) | Semiconductor memory device for simple cache system | |
| TW239200B (en) | A data processor having a cache memory capable of being used as a linear ram bank | |
| HK27491A (en) | Improved memory access system | |
| CA2027226A1 (en) | Information Processing System | |
| EP0744748A3 (en) | High memory capacity DIMM with data and state memory | |
| EP0205965A3 (en) | Peripheral subsystem having read/write cache with record access | |
| HK112695A (en) | A cache memory integrated circuit for use with a synchronous central processor bus and an asynchronous memory bus | |
| CA2011518A1 (en) | Distributed cache dram chip and control method | |
| HK66095A (en) | Cache subsystem for microprocessor based computer with asynchronous and synchronous datapath | |
| GB1231570A (en) | ||
| CA2020275A1 (en) | Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access | |
| KR890003688B1 (en) | Buffer-storage control system | |
| GB1534189A (en) | Data processing apparatus | |
| DE69317148D1 (en) | Storage arrangement with redundant storage arrangement | |
| EP0285346A3 (en) | Cache memory device | |
| JPS6419447A (en) | Cache memory device | |
| EP0323123A3 (en) | A storage control system in a computer system | |
| GB1196752A (en) | Improvements relating to Data Handling Arrangements. | |
| EP1071018A3 (en) | Symmetric multiprocessing system with unified environment and distributed system functions | |
| GB9724033D0 (en) | Method and apparatus for controlling shared memory access | |
| JPS6426220A (en) | Writing system for memory card | |
| JPS57182247A (en) | Buffer memory device | |
| JPS55108027A (en) | Processor system | |
| JPH04324187A (en) | Dynamic ram | |
| EP0224168A3 (en) | Buffer storage control system |