Pham et al., 2021 - Google Patents
High performance multicore SHA-256 accelerator using fully parallel computation and local memoryPham et al., 2021
- Document ID
- 3653504944410167412
- Author
- Pham H
- Tran T
- Nakashima Y
- et al.
- Publication year
- Publication venue
- 2021 IEEE symposium in low-power and high-speed chips (COOL CHIPS)
External Links
Snippet
Integrity checking is indispensable in the current technological age. One of the most popular algorithms for integrity checking is SHA-256. To achieve high performance, many applications generally design SHA-256 in hardware. However, the processing rate of SHA …
- 230000015654 memory 0 title abstract description 24
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
- G06F9/381—Loop buffering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Fritzmann et al. | RISQ-V: Tightly coupled RISC-V accelerators for post-quantum cryptography | |
| US11870881B2 (en) | Method of operation for a configurable number theoretic transform (NTT) butterfly circuit for homomorphic encryption | |
| Pham et al. | High performance multicore SHA-256 accelerator using fully parallel computation and local memory | |
| EP3839788A1 (en) | Bit-length parameterizable cipher | |
| CN110352435A (en) | Neural network processing with chaining instructions | |
| US11818244B2 (en) | Cryptographic processor for fully homomorphic encryption (FHE) applications | |
| CN105335331B (en) | A kind of SHA256 realization method and systems based on extensive coarseness reconfigurable processor | |
| Pham et al. | A high-efficiency FPGA-based multimode SHA-2 accelerator | |
| Shen et al. | High-throughput GPU implementation of Dilithium post-quantum digital signature | |
| US20140075153A1 (en) | Reducing issue-to-issue latency by reversing processing order in half-pumped simd execution units | |
| CN115033293A (en) | Zero-knowledge proof hardware accelerator, generating method, electronic device and storage medium | |
| Noor et al. | Resource shared galois field computation for energy efficient AES/CRC in IoT applications | |
| Pham et al. | A coarse grained reconfigurable architecture for SHA-2 acceleration | |
| Sugier | Comparison of power consumption in pipelined implementations of the BLAKE3 cipher in FPGA devices | |
| Le et al. | Efficient and high-speed cgra accelerator for cryptographic applications | |
| US7693926B2 (en) | Modular multiplication acceleration circuit and method for data encryption/decryption | |
| CN116796816B (en) | Processors, computing chips and computing devices | |
| Le et al. | High-efficiency Reconfigurable Crypto Accelerator Utilizing Innovative Resource Sharing and Parallel Processing | |
| Zhu et al. | Compact GF (2) systemizer and optimized constant-time hardware sorters for Key Generation in Classic McEliece | |
| Hasan et al. | An efficient and high performance linear recursive variable expansion implementation of the smith-waterman algorithm | |
| Shen et al. | CUDA-accelerated RNS multiplication in word-wise homomorphic encryption schemes | |
| Le et al. | RVCP: High-Efficiency RISC-V Co-Processor for Security Applications in IoT and Server Systems | |
| Massolino et al. | Low power Montgomery modular multiplication on reconfigurable systems | |
| US7007059B1 (en) | Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization | |
| US20250173091A1 (en) | Processing architecture supporting an out of order number theoretic transform |