van Daalen et al., 1993 - Google Patents
A stochastic neural architecture that exploits dynamically reconfigurable FPGAsvan Daalen et al., 1993
View PDF- Document ID
- 2246117627103010028
- Author
- van Daalen M
- Jeavons P
- Shawe-Taylor J
- Publication year
- Publication venue
- [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines
External Links
Snippet
The authors present an expandable digital architecture that provides an efficient real time implementation platform for large neural networks. The architecture makes heavy use of the techniques of bit serial stochastic computing to carry out the large number of required …
- 230000001537 neural 0 title abstract description 21
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
- G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/388—Skewing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7209—Calculation via subfield, i.e. the subfield being GF(q) with q a prime power, e.g. GF ((2**m)**n) via GF(2**m)
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| van Daalen et al. | A stochastic neural architecture that exploits dynamically reconfigurable FPGAs | |
| CA2631924C (en) | Extending a repetition period of a random sequence | |
| Alaghi et al. | STRAUSS: Spectral transform use in stochastic circuit synthesis | |
| US8880574B2 (en) | State machine and generator for generating a description of a state machine feedback function | |
| Karpovsky et al. | Reduction of sizes of decision diagrams by autocorrelation functions | |
| Falkowski et al. | Unified algorithm to generate Walsh functions in four different orderings and its programmable hardware implementations | |
| Wang et al. | A high-throughput Toom-Cook-4 polynomial multiplier for lattice-based cryptography using a novel winograd-schoolbook algorithm | |
| KR100322739B1 (en) | Finite Field Computation Method and Its Apparatus | |
| Miroschnyk et al. | Practical methods for de Bruijn sequences generation using non-linear feedback shift registers | |
| Collinsworth et al. | Stochastic number generators with minimum probability conversion circuits | |
| Wang et al. | Deterministic shuffling networks to implement stochastic circuits in parallel | |
| Colavito et al. | Efficient PGA LFSR implementation whitens pseudorandom numbers | |
| Stafford | Evaluating performance and efficiency of a 16-bit substitution box on an FPGA | |
| US20090077153A1 (en) | Reconfigurable arithmetic unit | |
| Wozniak | Systolic dual basis serial multiplier | |
| Namin et al. | Digit-level serial-in parallel-out multiplier using redundant representation for a class of finite fields | |
| Spencer | Pseudorandom Bit Generators from Enhanced Cellular Automata. | |
| Porwik | Efficient calculation of the Reed-Muller form by means of the Walsh transform | |
| Pandian et al. | Five decade evolution of feedback shift register: algorithms, architectures and applications | |
| Shah et al. | Efficient soft core multiplier for post quantum digital signatures | |
| RU2840424C1 (en) | Uniformly distributed pseudorandom number generator | |
| Abdelfattah et al. | 16-Bit SABP: Quasi-Stochastic Data Representation Unit for AI Hardware Using FPGA | |
| Puligunta et al. | Squeezing Area of the Versatile GF (2 m) GNB Arithmetic Operators | |
| 石川遼太 | Hardware Optimization of Stochastic Computing | |
| Acharya | Cellular automata pseudorandom sequence generation |