+

Yang et al., 2012 - Google Patents

The Design and Implementation of a High-Speed Parallel AES Crypto-Chip

Yang et al., 2012

Document ID
17553111018571045856
Author
Yang J
Zhang W
Shu P
Wang X
Zhao G
Yang H
Publication year
Publication venue
Advanced Materials Research

External Links

Snippet

This paper direct to security and real-time requirements in high-speed network transmission processing, based on SOPC technology, design a High throughput AES encryption/decryption processing unit with pipelining. The design goal is to optimize the …
Continue reading at www.scientific.net (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0637—Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
    • H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
    • H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/28—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication using particular encryption algorithm
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
    • H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
    • H04L63/0485—Networking architectures for enhanced packet encryption processing, e.g. offloading of IPsec packet processing or efficient security association look-up
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • H04L9/0816—Key establishment, i.e. cryptographic processes or cryptographic protocols whereby a shared secret becomes available to two or more parties, for subsequent use
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip

Similar Documents

Publication Publication Date Title
Ali et al. Design of an ultra high speed AES processor for next generation IT security
CN113078996B (en) FPGA optimization implementation method, system and application of SM4 cryptographic algorithm
Kalaiselvi et al. Power efficient and high performance VLSI architecture for AES algorithm
Guan et al. Implementation of SM4 on FPGA: Trade-off analysis between area and speed
Salman et al. Efficient hardware accelerator for IPSec based on partial reconfiguration on Xilinx FPGAs
Nabil et al. Design and implementation of pipelined and parallel AES encryption systems using FPGA
Jun et al. FPGA-based design and implementation of reduced AES algorithm
Dong et al. A 45nm high-throughput and low latency aes encryption for real-time applications
CN104219045B (en) RC4 stream cipher generators
CN108134665A (en) A kind of 8 bit A ES circuits applied towards IoT
Yang et al. Parallel and pipeline processing for block cipher algorithms on a network-on-chip
Iyer et al. Efficient hardware architectures for AES on FPGA
CN104539417A (en) Encryption device based on stream ciphers
Karakchi et al. Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine
Cai et al. An ultrahigh speed AES processor method based on FPGA
Yang et al. The Design and Implementation of a High-Speed Parallel AES Crypto-Chip
CN103338447B (en) A kind of self-access encryption and decryption circuit being applied to short-distance transmission
Nguyen et al. A Lightweight AEAD encryption core to secure IoT applications
Daoud et al. High-level synthesis optimization of aes-128/192/256 encryption algorithms
Wang et al. Research and design of AES security processor model based on FPGA
Li et al. An implementation method for SM4-GCM on FPGA
Shengiian et al. A fast hybrid data encryption for FPGA based edge computing
Wu et al. A low cost and inner-round pipelined design of ECB-AES-256 crypto engine for Solid State Disk
Ali et al. A 16-Bit Architecture of Advanced Encryption Standard for Embedded Applications
Liu et al. Design and implementation of a low-cost aes coprocessor based on estt-mram ip
点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载