Wang et al., 2018 - Google Patents
Research and design of AES security processor model based on FPGAWang et al., 2018
View PDF- Document ID
- 7989847291495758828
- Author
- Wang P
- Zhang Y
- Yang J
- Publication year
- Publication venue
- Procedia computer science
External Links
Snippet
The rapid development of information technology and how to ensure the safe transmission of information have always been a hot topic in the field of computer security. AES is the most mainstream and common encryption standard in the 21st century, with the advantages of …
- 238000011160 research 0 title description 5
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/28—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication using particular encryption algorithm
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Prasetyo et al. | An implementation of data encryption for Internet of Things using blowfish algorithm on FPGA | |
| Di Matteo et al. | VLSI Design and FPGA implementation of an NTT hardware accelerator for Homomorphic seal-embedded library | |
| Shahbazi et al. | Design and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5 | |
| CN109508175A (en) | The FPGA design of pseudorandom number generator based on fractional order chaos and Zu Chongzhi's algorithm | |
| CN106254062A (en) | Stream cipher realizes device and sequential cipher realization method thereof | |
| Salman et al. | Efficient hardware accelerator for IPSec based on partial reconfiguration on Xilinx FPGAs | |
| CN113078996A (en) | FPGA (field programmable Gate array) optimization realization method, system and application of SM4 cryptographic algorithm | |
| Wang et al. | Research and design of AES security processor model based on FPGA | |
| Cheng et al. | A reconfigurable and compact hardware architecture of CLEFIA block cipher with multi-configuration | |
| Rashidi et al. | Implementation of an optimized and pipelined combinational logic rijndael S-Box on FPGA | |
| Da Costa et al. | The feasibility of the crystals-kyber scheme for smart metering systems | |
| Arora et al. | FPGA implementation of low power and high speed hummingbird cryptographic algorithm | |
| Yang et al. | Design and analysis of clock fault injection for aes | |
| Cai et al. | An ultrahigh speed AES processor method based on FPGA | |
| Lee et al. | Area-efficient intellectual property (IP) design of advanced encryption standard | |
| Yang et al. | A SHA-512 hardware implementation based on block RAM storage structure | |
| Hasamnis et al. | implementation of AES as a custom hardware using NIOS II processor | |
| Lone et al. | Optimised hardware implementation of aes for improving energy efficiency of low-power devices | |
| CN110213037A (en) | A kind of stream cipher encrypting method and system of suitable hardware environment | |
| Noaman | A VHDL model for implementation of MD5 hash algorithm | |
| Li et al. | Implementation of PRINCE with resource-efficient structures based on FPGAs | |
| Sakthivel et al. | Low power high throughput reconfigurable stream cipher hardware VLSI architectures | |
| Tian et al. | Add" Salt" MD5 Algorithm’s FPGA Implementation | |
| Shengiian et al. | A fast hybrid data encryption for FPGA based edge computing | |
| Vaishnav et al. | A security library for FPGA interlays |