+

Zhang et al., 2002 - Google Patents

Fine-grain CAM-tag cache resizing using miss tags

Zhang et al., 2002

View PDF
Document ID
1295568804812753582
Author
Zhang M
Asanović K
Publication year
Publication venue
Proceedings of the 2002 international symposium on Low power electronics and design

External Links

Snippet

A new dynamic cache resizing scheme for low-power CAM-tag caches is introduced. A control algorithm that is only activated on cache misses uses a duplicate set of tags, the miss tags, to minimize active cache size while sustaining close to the same hit rate as a full size …
Continue reading at scale.eecs.berkeley.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1225—Access, addressing or allocation within memory systems or architectures, e.g. to reduce power consumption or heat production, or to increase battery life
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/885—Monitoring specific for caches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selections, chip selection, array selection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Similar Documents

Publication Publication Date Title
Albonesi Selective cache ways: On-demand cache resource allocation
Powell et al. Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories
USRE42213E1 (en) Dynamic reconfigurable memory hierarchy
Yang et al. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay
Balasubramonian et al. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
Chaver et al. Branch prediction on demand: an energy-efficient solution
Zhang et al. Fine-grain CAM-tag cache resizing using miss tags
Min et al. Location cache: a low-power L2 cache system
Benini et al. Synthesis of application-specific memories for power optimization in embedded systems
Abella et al. Heterogeneous way-size cache
Petrov et al. Tag compression for low power in dynamically customizable embedded processors
Zhang et al. Low static-power frequent-value data caches
Arima et al. Immediate sleep: Reducing energy impact of peripheral circuits in STT-MRAM caches
Mahmood et al. Realizing near-true voltage scaling in variation-sensitive L1 caches via fault buffers
Balasubramonian et al. Hot-and-cold: Using criticality in the design of energy-efficient caches
Wen et al. Reducing cache leakage energy for hybrid SPM-cache architectures
Zhang An efficient direct mapped instruction cache for application-specific embedded systems
Kim et al. PP-cache: A partitioned power-aware instruction cache architecture
Kalyan et al. Word-interleaved cache: An energy efficient data cache architecture
Choi et al. An advanced filtering TLB for low power consumption
Pokam et al. Energy-efficiency potential of a phase-based cache resizing scheme for embedded systems
Zarandi et al. Hierarchical binary set partitioning in cache memories
Jiongyao et al. An adaptive width data cache for low power design
Hegde et al. VL-CDRAM: variable line sized cached DRAMs
Allu et al. Static next sub-bank prediction for drowsy instruction cache
点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载