Rexford et al., 1996 - Google Patents
Hardware-efficient fair queueing architectures for high-speed networksRexford et al., 1996
View PDF- Document ID
 - 1208430044151183376
 - Author
 - Rexford J
 - Greenberg A
 - Bonomi F
 - Publication year
 - Publication venue
 - Proceedings of IEEE INFOCOM'96. Conference on Computer Communications
 
External Links
Snippet
In emerging communication networks (B-ISDN based on asynchronous transfer mode (ATM)  technology), a single link may carry traffic for thousands of connections with different traffic  parameters and quality-of-service requirements. High-speed links, coupled with small … 
    - 238000004088 simulation 0 abstract description 10
 
Classifications
- 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5601—Transfer mode dependent, e.g. ATM
 - H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
 - H04L2012/5679—Arbitration or scheduling
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5601—Transfer mode dependent, e.g. ATM
 - H04L2012/5629—Admission control
 - H04L2012/5631—Resource management and allocation
 - H04L2012/5632—Bandwidth allocation
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5601—Transfer mode dependent, e.g. ATM
 - H04L2012/5638—Services, e.g. multimedia, GOS, QOS
 - H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
 - H04L2012/5651—Priority, marking, classes
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5601—Transfer mode dependent, e.g. ATM
 - H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
 - H04L2012/5684—Characteristics of traffic flows
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5601—Transfer mode dependent, e.g. ATM
 - H04L12/5602—Bandwidth control in ATM Networks, e.g. leaky bucket
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5693—Queue scheduling in packet switching networks
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5601—Transfer mode dependent, e.g. ATM
 - H04L2012/5614—User Network Interface
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L12/00—Data switching networks
 - H04L12/54—Store-and-forward switching systems
 - H04L12/56—Packet switching systems
 - H04L12/5695—Admission control; Resource allocation
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04Q—SELECTING
 - H04Q11/00—Selecting arrangements for multiplex systems
 - H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
 - H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
 - H04Q11/0478—Provisions for broadband connections
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L49/00—Packet switching elements
 - H04L49/25—Routing or path finding through a switch fabric
 - H04L49/253—Connections establishment or release between ports
 - H04L49/254—Centralized controller, i.e. arbitration or scheduling
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L47/00—Traffic regulation in packet switching networks
 - H04L47/10—Flow control or congestion control
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L47/00—Traffic regulation in packet switching networks
 - H04L47/50—Queue scheduling
 - H04L47/62—General aspects
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L49/00—Packet switching elements
 - H04L49/20—Support for services or operations
 - H04L49/201—Multicast or broadcast
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 - H04L47/00—Traffic regulation in packet switching networks
 - H04L47/50—Queue scheduling
 - H04L47/56—Delay aware scheduling
 
 - 
        
- H—ELECTRICITY
 - H04—ELECTRIC COMMUNICATION TECHNIQUE
 - H04Q—SELECTING
 - H04Q3/00—Selecting arrangements
 
 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| Rexford et al. | Hardware-efficient fair queueing architectures for high-speed networks | |
| US5831971A (en) | Method for leaky bucket traffic shaping using fair queueing collision arbitration | |
| Zhang et al. | Rate-controlled static-priority queueing | |
| de Veciana et al. | Resource management in wide-area ATM networks using effective bandwidths | |
| US6526060B1 (en) | Dynamic rate-based, weighted fair scheduler with explicit rate feedback option | |
| US7072295B1 (en) | Allocating network bandwidth | |
| EP0859492B1 (en) | Fair queuing apparatus with adaptive bandwidth redistribution | |
| US6359861B1 (en) | Method for scheduling transmissions in a buffered switch | |
| US6430191B1 (en) | Multi-stage queuing discipline | |
| US6389019B1 (en) | Time-based scheduler architecture and method for ATM networks | |
| US6377583B1 (en) | Rate shaping in per-flow output queued routing mechanisms for unspecified bit rate service | |
| US5818815A (en) | Method and an apparatus for shaping the output traffic in a fixed length cell switching network node | |
| US6954811B2 (en) | Arbiter for an input buffered communication switch | |
| US5675573A (en) | Delay-minimizing system with guaranteed bandwidth delivery for real-time traffic | |
| US5905730A (en) | High speed packet scheduling method and apparatus | |
| Rexford et al. | Scalable architectures for integrated traffic shaping and link scheduling in high-speed ATM switches | |
| EP0901301A2 (en) | Dynamic rate control scheduler for ATM networks | |
| Kam et al. | Linear-complexity algorithms for QoS support in input-queued switches with no speedup | |
| US6396843B1 (en) | Method and apparatus for guaranteeing data transfer rates and delays in data packet networks using logarithmic calendar queues | |
| US6345040B1 (en) | Scalable scheduled cell switch and method for switching | |
| JPH10200550A (en) | Cell scheduling method and its device | |
| Duffield et al. | On adaptive bandwidth sharing with rate guarantees | |
| WO2001020876A1 (en) | Allocating network bandwidth | |
| Rexford et al. | A scalable architecture for fair leaky-bucket shaping | |
| Chiussi et al. | Implementing fair queueing in ATM switches. I. a practical methodology for the analysis of delay bounds |