Chang et al., 2018 - Google Patents
Eye diagram estimation and equalizer design method for PAM4Chang et al., 2018
- Document ID
- 1169408053108578080
- Author
- Chang W
- Wu R
- Publication year
- Publication venue
- 2018 IEEE 22nd Workshop on Signal and Power Integrity (SPI)
External Links
Snippet
The extended peak distortion analysis (ePDA) is proposed in this paper for the eye diagram estimation of high speed interconnects in PAM4. The method can construct the eye diagram much faster than by PRBS eye simulation. In addition, the genetic algorithm is established to …
- 238000010586 diagram 0 title abstract description 23
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
- H04L2025/03439—Fixed structures
- H04L2025/03445—Time domain
- H04L2025/03471—Tapped delay lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03343—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03592—Adaptation methods
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03878—Line equalisers; line build-out devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels; Baseband coding techniques specific to data transmission systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Dally et al. | Transmitter equalization for 4-Gbps signaling | |
| JP5353878B2 (en) | Waveform equalization circuit and waveform equalization method | |
| US7715474B2 (en) | Decision feedback equalizer (DFE) architecture | |
| Kossel et al. | A 10 Gb/s 8-tap 6b 2-PAM/4-PAM Tomlinson–Harashima precoding transmitter for future memory-link applications in 22-nm SOI CMOS | |
| US8390314B2 (en) | Method of half-bit pre-emphasis for multi-level signal | |
| US8582635B2 (en) | Sparse and reconfigurable floating tap feed forward equalization | |
| Pozzoni et al. | A multi-standard 1.5 to 10 Gb/s latch-based 3-tap DFE receiver with a SSC tolerant CDR for serial backplane communication | |
| Kennedy et al. | Tight bounds on the error probabilities of decision feedback equalizers | |
| US20220190999A1 (en) | Pam-4 baud-rate clock and data recovery circuit using stochastic phase detection technique | |
| Chang et al. | Eye diagram estimation and equalizer design method for PAM4 | |
| US10447254B1 (en) | Analog delay based T-spaced N-tap feed-forward equalizer for wireline and optical transmitters | |
| WO2021052347A1 (en) | Signal compensation method and device | |
| US10243762B1 (en) | Analog delay based fractionally spaced n-tap feed-forward equalizer for wireline and optical transmitters | |
| Min et al. | A 20 Gb/s triple-mode (PAM-2, PAM-4, and duobinary) transmitter | |
| Lee et al. | 12-Gb/s over four balanced lines utilizing NRZ braid clock signaling with no data overhead and spread transition scheme for 8K UHD intra-panel interfaces | |
| Wu et al. | A 64 Gb/s/pin Single-Ended PAM-4 Transmitter With a Merged Preemphasis Capacitive-Peaking Crosstalk Cancellation Scheme for Memory Interfaces in 28-nm CMOS | |
| Park et al. | An 80-Gb/s/pin single-ended voltage-mode PAM-4 transmitter with a pulsewidth pre-emphasis and a 4-tap FFE in 28-nm CMOS | |
| Yueksel et al. | A 4.1 pJ/b 25.6 Gb/s 4-PAM reduced-state sliding-block Viterbi detector in 14 nm CMOS | |
| Beyene et al. | Statistical simulation of high-speed links with transmitter and receiver nonlinearities | |
| Ko et al. | Single‐ended voltage‐mode duobinary transmitter with feedback time reduced parallel precoder | |
| CN109302362B (en) | High-speed link equalization method using DFE and CTLE | |
| Kossel et al. | An 8Gb/s 1.5 mW/Gb/s 8-tap 6b NRZ/PAM-4 Tomlinson-Harashima precoding transmitter for future memory-link applications in 22nm CMOS | |
| Liu et al. | A PAM4 transceiver design scheme with threshold adaptive and tap adaptive | |
| Yuminaka et al. | Specialized Waveform Equalization Techniques for Multi-Valued Data Transmission | |
| Taub | SVM based method for multi-equalizer optimization |