de Moura et al., 2022 - Google Patents
Data and computation reuse in CNNs using memristor TCAMsde Moura et al., 2022
View PDF- Document ID
- 1086837369723692029
- Author
- de Moura R
- de Lima J
- Carro L
- Publication year
- Publication venue
- ACM Transactions on Reconfigurable Technology and Systems
External Links
Snippet
Exploiting computational and data reuse in CNNs is crucial for the successful design of resource-constrained platforms. In image recognition applications, high levels of input locality and redundancy present in CNNs have become the golden goose for skipping costly …
- 230000015654 memory 0 abstract description 65
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
- G06F17/30386—Retrieval requests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
- G06F17/30587—Details of specialised database models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kao et al. | Flat: An optimized dataflow for mitigating attention bottlenecks | |
| Sun et al. | Rm-ssd: In-storage computing for large-scale recommendation inference | |
| Gudaparthi et al. | Wire-aware architecture and dataflow for CNN accelerators | |
| Mohsin et al. | An FPGA-based hardware accelerator for K-nearest neighbor classification for machine learning on mobile devices | |
| US11527523B2 (en) | Discrete three-dimensional processor | |
| Kwon et al. | Co-design of deep neural nets and neural net accelerators for embedded vision applications | |
| Wang et al. | Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices | |
| US11960987B2 (en) | Discrete three-dimensional processor | |
| Liu et al. | Floorplanning with graph attention | |
| Stathis et al. | eBrainII: a 3 kW realtime custom 3D DRAM integrated ASIC implementation of a biologically plausible model of a human scale cortex | |
| Koilia et al. | Hardware Acceleration of LLMs: A comprehensive survey and comparison | |
| de Moura et al. | Data and computation reuse in CNNs using memristor TCAMs | |
| US20230207547A1 (en) | Discrete Three-Dimensional Processor | |
| Ullah et al. | Approximate arithmetic circuit architectures for FPGA-based systems | |
| Wang et al. | DDAM: D ata D istribution-A ware M apping of CNNs on Processing-In-Memory Systems | |
| Cicek et al. | Energy efficient boosting of gemm accelerators for dnn via reuse | |
| Jiang et al. | FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review | |
| Santos et al. | Exploring IoT platform with technologically agnostic processing-in-memory framework | |
| Angizi et al. | Processing-in-memory acceleration of mac-based applications using residue number system: A comparative study | |
| Langroudi et al. | Digital neuromorphic chips for deep learning inference: a comprehensive study | |
| Shakibhamedan et al. | Ease: Energy optimization through adaptation-a review of runtime energy-aware approximate deep learning algorithms | |
| Tang et al. | Graph-OPU: A Highly Flexible FPGA-Based Overlay Processor for Graph Neural Networks | |
| Bhattacharya | From dnns to gans: Review of efficient hardware architectures for deep learning | |
| Pham et al. | Dataflow and microarchitecture co‐optimisation for sparse CNN on distributed processing element accelerator | |
| Yang et al. | Value-driven synthesis for neural network ASICs |