Mohajerani et al., 2022 - Google Patents
Implementer's Guide to Hardware Implementations Compliant with the Hardware API for Lightweight Cryptography version 1.2. 0Mohajerani et al., 2022
View PDF- Document ID
- 9223432491045211533
- Author
- Mohajerani K
- Tempelmeier M
- Farahmand F
- Homsirikamol E
- Diehl W
- Kaps J
- Gaj K
- Publication year
External Links
Snippet
The primary purpose of this publication is to provide support and guidance for hardware designers interested in efficient implementation and benchmarking of submissions to the NIST Lightweight Cryptography Standardization Process [1]. To assure the fairness of …
- 238000000034 method 0 abstract description 30
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Homsirikamol et al. | Gmu hardware api for authenticated ciphers | |
| Mohajerani et al. | SCA evaluation and benchmarking of finalists in the NIST lightweight cryptography standardization process | |
| Boeckmann et al. | Usable security for an IoT OS: Integrating the Zoo of embedded crypto components below a common API | |
| Marshall et al. | Implementing the draft RISC-V scalar cryptography extensions | |
| JP2024546936A (en) | Efficient and secure data processing using domain-aware masking | |
| Homsirikamol et al. | A universal hardware API for authenticated ciphers | |
| Hoffman et al. | A High‐Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback | |
| Homsirikamol et al. | Implementer’s Guide to the CAESAR Hardware API | |
| Malik et al. | EPOCH: Enabling preemption operation for context saving in heterogeneous FPGA systems | |
| Mohajerani et al. | Implementer’s Guide to Hardware Implementations Compliant with the Hardware API for Lightweight Cryptography version 1.2. 0 | |
| Singh et al. | Design of high performance MIPS cryptography processor based on T-DES algorithm | |
| Saarinen | Simple AEAD hardware interface (SÆHI) in a SoC: implementing an on-chip Keyak/WhirlBob coprocessor | |
| Tempelmeier et al. | Implementer’s Guide to Hardware Implementations Compliant with the Hardware API for Lightweight Cryptography version 1.0. 3 | |
| Wang et al. | A network security processor design based on an integrated SOC design and test platform | |
| Steinegger et al. | A Fast and Compact Accelerator for Ascon and Friends. | |
| Wu et al. | High-performance cryptographic soc virtual prototyping platform based on risc-v vp | |
| Karl et al. | Performance and communication cost of hardware accelerators for hashing in post-quantum cryptography | |
| Kaps et al. | A comprehensive framework for fair and efficient benchmarking of hardware implementations of lightweight cryptography | |
| Frank et al. | Secure Data-Binding in FPGA-based Hardware Architectures utilizing PUFs | |
| Homsirikamol et al. | Implementer’s Guide to Hardware Implementations Compliant with the CAESAR Hardware API version 2.0 | |
| CN120124043B (en) | RISC-V safety SoC verification and evaluation method based on virtual platform | |
| Zhao | Verifying Hardware Security Modules With True Random Number Generators | |
| Piccolboni | Multi-Functional Interfaces for Accelerators | |
| Kostalampros | Post-quantum cryptography acceleration for next generation computers | |
| Szymkowiak et al. | Marian: An Open Source RISC-V Processor with Zvk Vector Cryptography Extensions |