Sugier, 2013 - Google Patents
Low-cost hardware implementations of Salsa20 stream cipher in programmable devicesSugier, 2013
View PDF- Document ID
- 6722618348102859852
- Author
- Sugier J
- Publication year
- Publication venue
- Journal of Polish Safety and Reliability Association
External Links
Snippet
Salsa20 is a 256-bit stream cipher that has been proposed to eSTREAM, ECRYPT Stream Cipher Project, and is considered to be one of the most secure and relatively fastest proposals. This paper describes hardware implementation of various architectures of this …
- 238000011156 evaluation 0 abstract description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
- G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Gaj et al. | Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using Xilinx and Altera FPGAs | |
| Gaj et al. | Fair and comprehensive methodology for comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs | |
| Morioka et al. | A 10-Gbps full-AES crypto design with a twisted BDD S-box architecture | |
| Morioka et al. | An optimized S-Box circuit architecture for low power AES design | |
| US10027433B2 (en) | Multiple clock domains in NoC | |
| Thomas et al. | The LUT-SR family of uniform random number generators for FPGA architectures | |
| Wei et al. | Reco-hcon: A high-throughput reconfigurable compact ascon processor for trusted iot | |
| Gaj et al. | Comparison of hardware performance of selected Phase II eSTREAM candidates | |
| CN113711533B (en) | Low depth AES SBox architecture for area limited hardware | |
| Sugier | Low-cost hardware implementations of Salsa20 stream cipher in programmable devices | |
| Kotturi et al. | AES crypto chip utilizing high-speed parallel pipelined architecture | |
| Aagaard et al. | Hardware design and analysis of the ACE and WAGE ciphers | |
| Plos et al. | Compact hardware implementations of the block ciphers mCrypton, NOEKEON, and SEA | |
| Noor et al. | Resource shared galois field computation for energy efficient AES/CRC in IoT applications | |
| Birgani et al. | Ultra-lightweight FPGA-based RC5 designs via data-dependent rotation block optimization | |
| Banik et al. | Low-area hardware implementations of CLOC, SILC and AES-OTR | |
| Sugier | Low Cost FPGA Devices in High Speed Implementations of Keccak-f Hash Algorithm. | |
| Barrera et al. | A fast implementation of the Rijndael substitution box for cryptographic AES | |
| Pasalic et al. | Efficient implementation of generalized Maiorana–McFarland class of cryptographic functions | |
| Patterson | A dynamic FPGA implementation of the Serpent block cipher | |
| Sugier | Implementing AES and Serpent ciphers in new generation of low-cost FPGA devices | |
| Satoh et al. | High-Speed MARS Hardware. | |
| Khalid et al. | High level synthesis for symmetric key cryptography | |
| Nguyen-Viet et al. | TCAM-based flow lookup design on FPGA and its applications | |
| Damaj et al. | Efficient tiny hardware cipher under verilog |