Messerges et al., 2002 - Google Patents

Examining smart-card security under the threat of power analysis attacks

Messerges et al., 2002

Document ID: 5927365192720689147
Author: Messerges T; Dabbish E; Sloan R
Publication year: 2002
Publication venue: IEEE transactions on computers

External Links

Cited by

Snippet

This paper examines how monitoring power consumption signals might breach smart-card security. Both simple power analysis and differential power analysis attacks are investigated. The theory behind these attacks is reviewed. Then, we concentrate on showing how power …

Continue reading at ieeexplore.ieee.org (other versions)

238000004458 analytical method 0 title abstract description 42

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/002—Countermeasures against attacks on cryptographic mechanisms
- H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/55—Detecting local intrusion or implementing counter-measures
- G06F21/556—Detecting local intrusion or implementing counter-measures involving covert channels, i.e. data leakage between processes
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/08—Randomization, e.g. dummy operations or using noise

Similar Documents

Publication	Publication Date	Title
Messerges et al.	2002	Examining smart-card security under the threat of power analysis attacks
Messerges et al.	1999	Investigations of power analysis attacks on smartcards.
Kocher et al.	1998	Introduction to differential power analysis and related attacks
US7543159B2 (en)	2009-06-02	Device and method with reduced information leakage
Kocher et al.	1999	Differential power analysis
US7194633B2 (en)	2007-03-20	Device and method with reduced information leakage
US8296577B2 (en)	2012-10-23	Cryptographic bus architecture for the prevention of differential power analysis
Koeune et al.	2004	A tutorial on physical security and side-channel attacks
Messerges	2000	Power analysis attacks and countermeasures for cryptographic algorithms
US20040025032A1 (en)	2004-02-05	Method and system for resistance to statiscal power analysis
CA2749961A1 (en)	2010-07-29	Cryptography circuit protected against observation attacks, in particular of a high order
Moradi et al.	2012	One attack to rule them all: Collision timing attack versus 42 AES ASIC cores
EP3447509B1 (en)	2021-05-26	Method of testing the resistance of a circuit to a side channel analysis
Tunstall	2017	Smart card security
Regazzoni et al.	2008	Can knowledge regarding the presence of countermeasures against fault attacks simplify power attacks on cryptographic devices?
GB2399904A (en)	2004-09-29	Side channel attack prevention in data processing by adding a random multiple of the modulus to the plaintext before encryption.
Alioto et al.	2009	Differential power analysis attacks to precharged buses: a general analysis for symmetric-key cryptographic algorithms
Silva et al.	2022	On power analysis attacks against hardware stream ciphers
JP4386766B2 (en)	2009-12-16	Error detection in data processing equipment.
Homma et al.	2010	Electromagnetic information leakage for side-channel analysis of cryptographic modules
Spadavecchia	2006	A network-based asynchronous architecture for cryptographic devices
Allibert et al.	2015	Chicken or the egg-computational data attacks or physical attacks
Schramm et al.	2006	Embedded cryptography: Side channel attacks
Putra et al.	2017	Security analysis of BC3 algorithm for differential power analysis attack
Cao et al.	2020	Attacking FPGA-based Dual Complementary AES Implementation Using HD and SD Models