Zhu et al., 1994 - Google Patents
Towards evaluating fault coverage of protocol test sequencesZhu et al., 1994
- Document ID
- 5806163282553614934
- Author
- Zhu J
- Chanson S
- Publication year
- Publication venue
- Protocol Specification, Testing and Verification XIV
External Links
Snippet
In this paper, we investigate the quality of a given protocol test sequence in detecting faulty implementations of a specification. The proposed method differs from the conventional simulation method in that it is not necessary to consider various forms of fault combinations …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Ural et al. | On minimizing the lengths of checking sequences | |
| Dorofeeva et al. | An improved conformance testing method | |
| Petrenko et al. | Conformance tests as checking experiments for partial nondeterministic FSM | |
| Pettie | A new approach to all-pairs shortest paths on real-weighted graphs | |
| Hierons et al. | Reduced length checking sequences | |
| US5461573A (en) | VLSI circuits designed for testability and methods for producing them | |
| JPH1063707A (en) | Device and method for logic circuit verification | |
| Bai et al. | Searching for d-MPs for all level d in multistate two-terminal networks without duplicates | |
| Bernstein et al. | Incremental topological sort and cycle detection in expected total time | |
| Giunchiglia et al. | Evaluating search heuristics and optimization techniques in propositional satisfiability | |
| Lee et al. | An efficient method for evaluating network-reliability with variable link-capacities | |
| US5586125A (en) | Method for generating test vectors for characterizing and verifying the operation of integrated circuits | |
| Yannakakis | Testing, optimization, and games | |
| Dorofeeva et al. | Experimental evaluation of FSM-based testing methods | |
| Lee et al. | Reverse-engineering of communication protocols | |
| Bernhard | A reduced test suite for protocol conformance testing | |
| Zhu et al. | Towards evaluating fault coverage of protocol test sequences | |
| Griffeth et al. | Integrated system interoperability testing with applications to voip | |
| Newman | Testing of function that have small width branching programs | |
| Zhu et al. | ttt 00GGS 000 This is the Pre-Published Versjon | |
| Shabaldina et al. | Testing nondeterministic finite state machines with respect to the separability relation | |
| Buonannoa et al. | FsmTest: Functional test generation for sequential circuits | |
| Karczmarz et al. | Fast and simple connectivity in graph timelines | |
| Chanson | Fault coverage evaluation of protocol test sequences | |
| Anido et al. | Test suite minimization for testing in context |