Fairouz et al., 2017 - Google Patents
An FPGA-based coprocessor for hash unit accelerationFairouz et al., 2017
- Document ID
- 5687735585700650452
- Author
- Fairouz A
- Khatri S
- Publication year
- Publication venue
- 2017 IEEE International Conference on Computer Design (ICCD)
External Links
Snippet
In recent times, applications like web-based search, antivirus scanners, cloud computing, social media applications, and network applications are extremely common. The hash table is a heavily used data structure in such applications. Modern microprocessors have several …
- 230000001133 acceleration 0 title description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/55—Detecting local intrusion or implementing counter-measures
- G06F21/56—Computer malware detection or handling, e.g. anti-virus arrangements
- G06F21/562—Static detection
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/14—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic
- H04L63/1441—Countermeasures against malicious traffic
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8301788B2 (en) | Deterministic finite automata (DFA) instruction | |
| EP1790148B1 (en) | Deterministic finite automata (dfa) processing | |
| US7673041B2 (en) | Method to perform exact string match in the data plane of a network processor | |
| CN107209826B (en) | Authenticated control stack | |
| So et al. | Named data networking on a router: forwarding at 20gbps and beyond | |
| Shelly et al. | Flow caching for high entropy packet fields | |
| Zheng et al. | Algorithms to speedup pattern matching for network intrusion detection systems | |
| Villa et al. | Accelerating real-time string searching with multicore processors | |
| Gao et al. | OVS-CAB: Efficient rule-caching for Open vSwitch hardware offloading | |
| Abdulhammed et al. | Network intrusion detection using hardware techniques: A review | |
| Fairouz et al. | An FPGA-based coprocessor for hash unit acceleration | |
| CN108268596B (en) | Method and system for searching data stored in memory | |
| Tseng et al. | Accelerating open vSwitch with integrated GPU | |
| Pao et al. | A memory-based NFA regular expression match engine for signature-based intrusion detection | |
| Ho et al. | PERG: A scalable FPGA-based pattern-matching engine with consolidated bloomier filters | |
| CN114553469A (en) | Message processing method, device, equipment and storage medium | |
| Sabhanatarajan et al. | A resource efficient content inspection system for next generation Smart NICs | |
| Onozaki et al. | Monopoly and oligopoly led by an invisible hand | |
| Vespa et al. | Gpep: Graphics processing enhanced pattern-matching for high-performance deep packet inspection | |
| Tharaka et al. | Runtime rule-reconfigurable high throughput NIPS on FPGA | |
| Lin et al. | Realizing a sub-linear time string-matching algorithm with a hardware accelerator using bloom filters | |
| Fairouz et al. | A novel hardware hash unit design for modern microprocessors | |
| Yu et al. | A Parallel NIDS Pattern Matching Engine and Its Implementation on Network Processor. | |
| Ho et al. | PERG-Rx: a hardware pattern-matching engine supporting limited regular expressions | |
| Nakahara et al. | A virus scanning engine using an MPU and an IGU based on row-shift decomposition |